


\$5.95




F100K ECL USER'S HANDBOOK

FAIRCHILD

A Schlumberger Company

F100K ECL DATA BOOK



© 1982 Fairchild Camera and Instrument Corporation
Advanced Bipolar Division
441 Whisman Road, Mountain View, California 94042
415/962-5011 TWX 910 379 6435

FAIRCHILD
A Schlumberger Company

Introduction

Fairchild's F100K ECL family has gained acceptance as the industry's performance leader. Before publishing this book, additional characterization data was taken that enabled the parametric specifications to be greatly expanded. DC parameters are now specified at 0°C to 85°C case temperature *and* over a -4.2 V to -4.8 V V_{EE} instead of only at -4.5 V. AC parameters are also specified over the same ranges of V_{EE} and temperature instead of only at -4.5 V and 25°C.

Future characterization efforts will be aimed at expanding the V_{EE} range and the temperature range.

For the user's convenience, the F10K memory products are also included in this databook.

Additionally, Fairchild's *F100K ECL User's Handbook* is available for more information concerning design considerations.

Chapter 1 Product Index, Selection Guide and Definitions

The Product Index is a numerical list of all device types contained in this book. The Selection Guide groups the products by function. Also included are definitions of commonly used terms.

Chapter 2 Family Overview

Discusses F100K design philosophy and actualization and summarizes the key F100K features and advantages in high speed systems.

Chapter 3 F100K Data Sheets

Contains a DC family data sheet for the F100K family and individual data sheets for the F100K devices.

Chapter 4 F10K Data Sheets



Contains a DC family data sheet for the F10K family and individual data sheets for the F10K memory devices.

Chapter 5 Ordering Information and Package Outlines

Chapter 6 Field Sales Offices, Distributor Locations

Table of Contents

Chapter 1 Product Index, Selection Guide, and Definitions	
Product Index	1-3
Selection Guide	1-5
Terms and Definitions	1-7
Chapter 2 Family Overview	
Introduction	2-5
Design Philosophy	2-5
Process Technology	2-6
Compensation Network	2-7
Characteristics	2-8
System Aspects	2-10
Features	2-10
System Benefits	2-12
Process Benefits	2-12
Radiation Tolerance	2-13
Packaging	2-13
References	2-13
Chapter 3 F100K Data Sheets	3-3
Chapter 4 F10K Data Sheets	4-3
Chapter 5 Ordering Information and Package Outlines	
Ordering Information	5-3
Package Outlines	5-5
Chapter 6 Field Sales Offices and Distributor Locations	6-3



Product Index, Selection Guide and Definitions	1
Family Overview	2
F100K Data Sheets	3
F10K Data Sheets	4
Ordering Information and Package Outlines	5
Field Sales Offices, Distributor Locations	6

Numerical Index of Devices

	Page		Page
F100K Series ECL		F10K Memories	
DC Family Electrical Specifications	3-3*	DC Family Electrical Specifications	4-3
100101 Triple 5 OR/NOR	3-5	10145A 16 x 4 Register File (RAM)	4-5
100102 Quint 2 OR/NOR	3-7	10402 16 x 4 Register File (RAM)	4-10
100107 Quint Exclusive OR/NOR	3-10	10414 256 x 1-Bit Static RAM	4-14
100112 Quad Driver	3-13	10415 1024 x 1-Bit Static RAM	4-20
100113 Quad Driver	3-16	10416 256 x 4-Bit PROM	4-26
100114 Quint Line Receiver	3-19	10422 256 x 4-Bit Static RAM	4-31
100117 Triple 2-Wide OA/OAI	3-22	10470 4096 x 1-Bit Static RAM	4-36
100118 5-Wide 5, 4, 4, 4, 2 OA/OAI	3-25	10474 1024 x 4-Bit Static RAM	4-41
100122 9-Bit Buffer	3-27		
100123 Hex Bus Driver	3-29		
100124 Hex TTL-to-100K ECL Translator	3-32		
100125 Hex 100K ECL-to-TTL Translator	3-35		
100126 9-Bit Backplane Driver	3-39		
100130 Triple D Latch	3-41		
100131 Triple D Flip-Flop	3-47		
100136 4-Stage Counter/Shift Register	3-54		
100141 8-Bit Shift Register	3-63		
100142 4 x 4 Content Addressable Memory	3-68		
100145 16 x 4 Read/Write Register File	3-75		
100150 Hex D Latch	3-82		
100151 Hex D Flip-Flop	3-88		
100155 Quad Mux/Latch	3-94		
100156 Mask-Merge/Latch	3-100		
100158 8-Bit Shift Matrix	3-107		
100160 Dual Parity Checker/Generator	3-114		
100163 Dual 8-Input Multiplexer	3-118		
100164 16-Input Multiplexer	3-122		
100165 Universal Priority Encoder	3-126		
100166 9-Bit Comparator	3-133		
100170 Universal Demux/Decoder	3-137		
100171 Triple 4-Input Mux with Enable	3-142		
100179 Carry Lookahead	3-146		
100180 Fast 6-Bit Adder	3-152		
100181 4-Bit Binary/BCD ALU	3-156		
100182 9-Bit Wallace Tree Adder	3-164		
100183 2 x 8 Recode Multiplier	3-171		
100194 Quint Duplex Bus Driver (Transceiver) ..	3-182		
100402 16 x 4 Register File (RAM)	3-191		
100414 256 x 1-Bit Static RAM	3-195		
100415 1024 x 1-Bit Static RAM	3-201		
100416 256 x 4-Bit PROM	3-207		
100422 256 x 4-Bit Static RAM	3-211		
100470 4096 x 1-Bit Static RAM	3-216		
100474 1024 x 4-Bit Static RAM	3-221		

*Also listed on inside back cover.

Selection Guide

	Device	Page		Device	Page
Or/Nor Gates					
Triple 5-Input	100101	3-5	Dual 9-Bit Parity Checker/Generator	100160	3-114
Quint 2-Input	100102	3-7	8-Bit Shift Matrix	100158	3-107
Exclusive Or/Nor Gates					
Quint Ex Or/Nor	100107	3-10	2 x 8 Recode Multiplier	100183	3-171
Or-And/Or-And-Invert Gates					
5-Wide 5,4,4,4,2 Input OA/OAI	100118	3-25	4-Bit Mask-Merge/Latch	100156	3-100
Triple 2-Wide OA/OAI	100117	3-22	Line Bus Drivers/Transceivers/Receivers		
Buffers					
9-Bit Buffer	100122	3-27	Quad Line Driver	100113	3-16
9-Bit Backplane Driver	100126	3-39	Quad Line Driver	100112	3-13
Flip-Flops					
Triple D (Async Set/Reset)	100131	3-47	Hex Bus Driver	100123	3-29
Hex D (Async Reset)	100151	3-88	Quint Duplex Transceiver	100194	3-182
Latches					
Triple D (Async Set/Reset)	100130	3-41	Quint Differential Line Receiver	100114	3-19
Hex D (Async Reset)	100150	3-82	Special Functions		
Quad 2-Input Mux/Latch (Async Reset)	100155	3-94	8-Bit Shift Matrix	100158	3-107
Multiplexers					
Dual 8-Input	100163	3-118	16 x 4-Bit Register File (RAM)	100402	3-191
Triple 4-Input (W/Enable)	100171	3-142	4 x 4 Content Addressable Memory	100142	3-68
Quad 2-Input Mux/Latch (Async Reset)	100155	3-94	16 x 4-Bit Register File (RAM)	100145	3-75
16-Input Mux	100164	3-122	16 x 4-Bit Register File (RAM)	10402	4-10
Demultiplexer/Decoders					
Universal (Dual 1 of 4/Single 1 of 8)	100170	3-137	Shift Registers		
Translators					
Hex TTL-100K ECL	100124	3-32	4-Bit Bidirectional	100136	3-54
Hex 100K ECL-TTL	100125	3-35	8-Bit Bidirectional	100141	3-63
Counters/Prescalers					
4-Bit Binary (Count Up/Down)	100136	3-54	MEMORY		
Arithmetic Operators					
High Speed 6-Bit Adder	100180	3-152	RAMS		
9-Bit Wallace Tree Adder	100182	3-164	16 x 4-Bit RAM	10145A	4-5
Carry Lookahead	100179	3-146	16 x 4-Bit RAM	100145	3-75
4-Bit Binary/BCD ALU	100181	3-156	16 x 4-Bit RAM	10402	4-10
9-Bit Comparator	100166	3-133	16 x 4-Bit RAM	100402	3-191
8-Input Priority Encoder	100165	3-126	256 x 1-Bit RAM	10414	4-14
			256 x 1-Bit RAM	100414	3-195
			256 x 4-Bit RAM	10422	4-31
			256 x 4-Bit RAM	100422	3-211
			1024 x 1-Bit RAM	10415/A	4-20
			1024 x 1-Bit RAM	100415	3-201
			1024 x 4-Bit RAM	10474	4-41
			1024 x 4-Bit RAM	100474	3-221
			4096 x 1-Bit RAM	10470/A	4-36
			4096 x 1-Bit RAM	100470/A	3-216
			PROMs		
			256 x 4-Bit PROM	10416	4-26
			256 x 4-Bit PROM	100416	3-207
			Content Addressable Memory		
			4 x 4-Bit Content Addressable Memory	100142	3-68

AC Switching Parameters

fCOUNT (Count Frequency/Toggle Frequency/Operating Frequency) — The maximum repetition rate at which clock pulses may be applied to a sequential circuit. Above this frequency the device may cease to function.

t_{AA} (Address Access Time) — 50% points of address input pulse to data output pulse.

t_{ACS} (Chip Select Access Time) — 50% points of select pulse to data output pulse/leading edges.

t_h (Hold Time) — The interval immediately following the active transition of the timing pulse (usually the clock pulse) or following the transition of the control input to its latching level, during which the data to be recognized must be maintained at the input to ensure its continued recognition.

t_{PLH} (Propagation Delay Time) — The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined LOW level to the defined HIGH level.

t_{PHL} (Propagation Delay Time) — The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined HIGH level to the defined LOW level.

t_{RCs} (Chip Select Recovery Time) — Data output pulse/trailing edges.

t_s (Setup Time) — The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which the data to be recognized must be maintained at the input to ensure its recognition.

t_s (Release Time) — The interval immediately preceding the active transition of the timing pulse (usually the clock pulse) or preceding the transition of the control input to its latching level, during which the master set or reset must be released (inactive) to ensure valid data is recognized.

t_{TLH} (Transition Time, LOW to HIGH) — The time between two specified reference points on a waveform which is changing from LOW to HIGH.

t_{THL} (Transition Time, HIGH to LOW) — The time between two specified reference points on a waveform which is changing from HIGH to LOW.

t_w (Pulse Width) — The time between 50 percent amplitude points on the leading and trailing edges of a pulse.

t_w (Write Pulse Width) — 50% points of write enable input pulse.

t_{WHA} (Address Hold Time) — 50% points of address pulse to trailing edge of write enable pulse.

t_{WHCS} (Chip Select Hold Time) — 50% points of trailing edges of chip select pulse to write enable pulse.

t_{WHD} (Data Hold Time After Write) — 50% points of trailing edges of data input pulse to write enable pulse.

t_{WR} (Write Recovery Time) — 50% points of trailing edges of write enable pulse to data output pulse.

t_{WS} (Write Disable Time) — 50% points of leading edges of write enable pulse to data output pulse.

t_{WSA} (Address Setup Time) — 50% points of address pulse to leading edge of write enable pulse.

t_{WSCS} (Chip Select Setup Time) — 50% points of leading edges of chip select pulse to write enable pulse.

t_{WSD} (Data Setup Time Prior to Write) — 50% points of leading edges of data input pulse to write enable pulse.

TTL Loading

U.L. (Unit Loads) — One unit load in the HIGH state is defined as 40 μ A; thus both the input HIGH leakage current, I_{IH} , and the output HIGH current sourcing capability, I_{OH} , are normalized to 40 μ A. Similarly, one unit load in the LOW state is defined as 1.6 mA and both the input LOW current, I_{IL} , and the output LOW current sinking capability, I_{OL} , are normalized to 1.6 mA.

Currents

Positive current is defined as conventional current flow *into* a device lead. Negative current is defined as conventional current flow *out of* a device lead.

I_{EE} (Power Supply Current) — The current required by each device from the V_{EE} supply. This value represents only the internal current required by the specified device, and does not include the current required for loads or terminations.

I_{IH} (Input Current HIGH) — The current flowing into a device lead with the specified V_{IH} applied to the input. This value represents the worst case dc input load that a device presents to a driving element.

I_{IL} (Input Current LOW) — The current flowing into a device lead with the specified V_{IL} applied to the input.

Voltages

All voltage values are referenced to V_{CC} (or ground) which is the most positive potential in an ECL system.

V_{BB} (Bias Voltage) — The internally generated reference voltage which is used to set the input and output threshold levels.

V_{CC} (Circuit Ground) — This is the most positive potential in the ECL system and it is used as the reference level for other voltages.

V_{CS} (Current Source Voltage) — The internally generated potential used to control the level of the active current source.

V_{EE} (Power Supply Voltage) — This potential is the system power supply voltage and it is the most negative potential in the system.

V_{IH} (Input Voltage HIGH) — The range of input voltages that represents a logic HIGH level in the system.

V_{IH(max)} — The most positive V_{IH}.

V_{IH(min)} — The most negative V_{IH}. This value represents the guaranteed input HIGH threshold for the device.

V_{IL} (Input Voltage LOW) — The range of input voltages that represents a logic LOW level in the system.

V_{IL(max)} — The most positive V_{IL}. This value represents the guaranteed input LOW threshold for the device.

V_{IL(min)} — The most negative V_{IL}.

V_{OH} (Output Voltage HIGH) — The range of voltages at an output terminal with the specified output loading and with the inputs conditioned to establish a HIGH level at the output.

V_{OH(max)} — The most positive V_{OH} under the specified input and loading conditions.

V_{OH(min)} — The most negative V_{OH} under the specified input and loading conditions.

V_{OHc} — The output HIGH corner point or guaranteed HIGH threshold voltage with the inputs set to their respective threshold levels.

V_{OL} (Output Voltage LOW) — The range of voltages at an output terminal with the specified output loading and with the inputs conditioned to establish a LOW level at the output.



V_{OL(max)} — The most positive V_{OL} under the specified input and loading conditions.

V_{OL(min)} — The most negative V_{OL} under the specified input and loading conditions.

V_{OLc} — The output LOW corner point or guaranteed LOW threshold voltage with the inputs set to their respective threshold levels.

V_{NH} (HIGH Level Noise Margin) — Noise margin between the output HIGH level of a driving circuit and the input HIGH threshold level of its driven load. A conservative value for V_{NH} is the difference between V_{OHc} and V_{IH(min)}.

V_{NL} (LOW Level Noise Margin) — Noise margin between the output LOW level of a driving circuit and the input LOW threshold level of its driven load. A conservative value for V_{NL} is the difference between V_{IL(max)} and V_{OLc}.



Product Index, Selection Guide and Definitions	1
Family Overview	2
F100K Data Sheets	3
F10K Data Sheets	4
Ordering Information and Package Outlines	5
Field Sales Offices, Distributor Locations	6

Chapter 2

Family Overview

- Introduction
- Design Philosophy
- Process Technology
- Compensation Network
- Characteristics
- System Aspects
- Features
- System Benefits
- Process Benefits
- Radiation Tolerance
- Packaging
- References

Introduction

Systems designers have found that Emitter Coupled Logic (ECL) circuits offer significant advantages to high-speed systems. These advantages include high switching rates with moderate power consumption, low propagation delays with moderate edge rates, and the ability to drive low impedance transmission lines.

The F100K ECL family is the realization of refinements made on ECL design to produce a family of logic components which are not only capable of providing ultimate performance for packaged SSI/MSI but which are easy to use and cost effective.

F100K ECL has been accepted as the standard subnanosecond logic family used in high-speed, next generation systems. The advance into complex LSI and gate arrays is fully supported by the F100K SSI/MSI parts.

Design Philosophy

F100K was designed to meet four key requirements: high speed at reduced power, high level of on-chip integration, flexible logic functions, and optimum I/O pin assignment.

Subnanosecond Gate Delays

The subnanosecond internal gate delays of F100K are obtained by the use of ECL design techniques and the advanced Isoplanar II process. Many circuit approaches were carefully considered prior to selecting the optimum gate configuration for the F100K family. The emitter-follower current-switch (E²CL) and current-mode logic (CML) gates were eliminated mainly because of poor capacitive drive and lack of output wired-OR capability; the CML gate has low noise margins. The 2-1/2D, EFL, DCTTL and hysteresis gates were eliminated due to the lack of simultaneous complementary outputs along with difficult temperature and voltage compensation characteristics that lead to the loss of system noise immunity.


The choice narrowed down to the current-switch emitter-follower ECL gate which offers the following characteristics:

- High fan-out capability
- Simultaneous complementary outputs
- Excellent ac characteristics
- Compatibility with existing ECL logic and memories

- Internal series gating capability
- Good noise immunity
- Amenable full compensation and extended temperature characteristics
- External wired-OR capability

In order to ease drive requirements all circuit inputs were designed to have similar loading characteristics; i.e., buffers are incorporated where an input pin would normally drive more than one on-chip gate. The on-chip delay incurred by buffering is less than the system delay caused by an output which drives a capacitance of higher than three unit loads. Full compensation was selected for the F100K family to provide improved switching characteristics. Full compensation results in relatively constant signal levels and thresholds and in improved noise margins over temperature and voltage variations from chip to chip, and thus a tighter ac window in the system environment. A comparison of fully compensated ECL to conventional ECL shows a 2:1 improvement in system ac performance due solely to full compensation (Figure 1-1). And, the improved speed has been achieved at reduced power. This power reduction is accomplished by the use of advanced process technology that reduces parasitic capacitances and improves tolerances, by optimum circuit designs using series gating and collector and emitter dotting, and by designing for the use of a -4.5 V V_{EE} power supply. While a -5.2 V ± 10% power supply can be used to interface with 2 ns ECL families, F100K is only specified at a V_{EE} power supply of -4.2 V to -4.8 V.

Fig. 2-1 Comparison of Propagation Delays



Family Overview

High On-Chip Integration

Higher on-chip integration is made possible by using the 24-pin package to increase the number of signal pins by 62% over the conventional 16-pin package. The emphasis in F100K is to minimize the number of SSI functions and maximize the use of MSI and LSI to reduce wiring delays and thus make more efficient use of the fast on-chip switching technology. Only 10 SSI functions are needed to serve the system needs presently requiring 25 functions in the ECL 10K family.

Flexibility and Pin Assignment

F100K was planned to minimize the total number of logic functions by increasing the flexibility of each function and by making use of more I/O pins. Since next-generation system performance and ease of system designs are major F100K goals, pin assignment is important and was planned to minimize crosstalk, noise coupling and feedthrough, to facilitate OR-ties and to ease power-bus routing. Some of the key considerations in selecting the F100K pin assignments were:


- Locate power pins in the center on opposite sides of the DIP package to ease system design and to provide low-inductance connections to the chip.
- Provide two V_{CC} pins, one for the internal circuit and one for the output buffers, to minimize noise coupling.
- Locate inverting outputs of logically independent gates adjacent to each other. This provides the ability to wire AND-OR-Invert functions with ease.
- Locate common pins such as common Reset and common Clock at pin number 22 and Address or control inputs at pins 19 and 20 for flatpaks. This is to maximize use of Computer Aided Design (CAD) for board layouts.
- When feasible, mode control pins are used to create multipurpose devices.

Process Technology

The F100K family is fabricated using the advanced Isoplanar II process, which provides transistors with very-high, well-controlled switching speeds, extremely small parasitic capacitances and f_T in excess of 5 GHz.

The technology can best be described by comparing the integrated circuit transistor structures of the conventional Planar process and that of the Isoplanar II process (Figure 1-2). The top view shows the area needed for each structure; the dashed area is the center of the isolation area.

Fig. 2-2 Transistor Structures



In the Isoplanar process, a thick oxide is selectively grown between devices, instead of the P⁺ region which is present in the Planar process. Since this oxide needs no separation from the base-collector regions, a substantial reduction in device and chip size can be realized. The base and emitter ends terminate in the oxide wall; therefore, the masks can overlap into the isolation oxide. This overlap feature means that base and emitter masking does not have to meet the extremely close tolerances that might otherwise be necessary, and standard photolithographic processes can be used.

The "walled emitter" structure allows over a 70% reduction of the transistor silicon area compared to that of a conventional Planar transistor. For a given emitter size, the collector-base area is also reduced by more than 60%. The reduced junction areas result in corresponding reductions in collector-base and collector-substrate capacitances, thereby allowing higher speeds.


Since the active transistor area is only under the emitter, all capacitance and resistance values outside this area are reduced. Parasitic values are further reduced by taking advantage of the masking alignment latitude resulting from the self-aligning nature of the structure.

As is the case with other modern LSI processes, the shallower diffusions and thinner oxides make ECL devices more susceptible to damage from electrostatic discharge than are devices of earlier TTL families. Users should take the usual precautions when handling ECL devices: avoid placing them on non-conductive plastic surfaces or in plastic bags, make sure test equipment and fixtures are grounded, individuals should be grounded before handling the devices, etc.

Compensation Network


The heart of F100K is fully compensated ECL.¹ The basic gate consists of three blocks — the current switch, the output emitter-followers, and the reference or bias network (Figure 1-3). The current switch allows both conjunctive and disjunctive logic. The output emitter-followers provide high drive capability through impedance transformation and allows for increased logic swing. The bias network sets dc thresholds and current-source bias voltages. Temperature compensation at the

Fig. 2-3 ECL Gate



gate output is achieved by incorporating a cross-connect branch between the complementary collector nodes of the current switch and driving the current source with a temperature insensitive bias network² (Figure 1-4).

Fig. 2-4 Temperature Compensation




As junction temperature increases and the forward base-emitter voltage of the output emitter-follower decreases, the collector node of the current switch must become more negative. Since the current-source bias voltage, V_{CS} , is independent of temperature, the switch current increases with temperature due to the temperature dependence of V_{BE1} . The combination of temperature controlled current, I_E , and the cross-connect branch current, I_X , forces the proper temperature coefficient at the collector node of the current switch to null out the V_{BE0} tracking coefficient.³

Family Overview

The schematic for the reference network displays a V_{BE1} amplifier in the bottom left corner (Figure 1-5). Two base-emitter junctions are operated at different current densities, J1 and J2. The resulting voltage difference, V_{BE1} minus V_{BE2} , appears across R1 and is amplified by the ratio $R2/R1$. Note that R2 is used twice, once to generate V_{CS} and once to generate V_{BB} . The different current densities, J1 and J2, result in a positive temperature tracking coefficient across R2, which cancels the negative diode-tracking coefficient of V_{BE3} and V_{BE4} . The V_{CS} and the V_{BB} thus generated are temperature insensitive at the extrapolated bandgap voltage of silicon^{1,2} (approximately 1300 mV).⁴ R_x in the V_{BE} amplifier compensates for process variations of β and ΔV_{BE} .⁵ Voltage regulation is achieved through a shunt regulator shown at the right side of the schematic.

Fig. 2-5 Reference Network



Characteristics

F100K compatibility with existing ECL logic families and memories permits direct interface with slower logic families and ensures immediate memory availability. The typical logic swing is 800 mV (Figure 1-6) and all voltage levels are specified with a $50\ \Omega$ load to -2 V at all outputs to provide transmission line drive capability. However, the inherently low output impedance (Figure 1-7) and maximum specified output current, 50 mA, make 25 Ω

drive possible at any or all outputs. Alternately, of course, higher termination impedances or other termination schemes are also useful.

Fig. 2-6 Transfer Characteristics






Fig. 2-7 Output Characteristic vs Output Terminations



F100K exhibits relatively constant output levels and thresholds over the 0°C to $+85^\circ\text{C}$ specified temperature range and -4.2 V to -4.8 V specified voltage range (Figure 1-8). V_{EE} power supply current is also constant over the specified voltage range (Figure 1-9); therefore:


Fig. 2-8 Transfer Characteristics



- Propagation delay is relatively constant versus power supply voltage variations thus tightening the ac window.
- Power dissipation is a linear function of the supply voltage, reducing worst-case power consumption.

The typical propagation delay of an SSI gate function driving a 50Ω transmission line is 0.75 ns, including package, with a power dissipation of 40 mW resulting in a speed-power product of 3 pJ. For optimized MSI functions, the internal gates can dissipate < 10 mW with average propagation delay of < 0.5 ns, giving a power-speed product of < 5 pJ.

Fig. 2-9 Change In IEE vs Change In VEE



F100K has a tighter ac window over the wide range of environmental conditions; thus, the system timing requirements are eased and maximum system clock rates are increased. At the sacrifice of ac performance, the small-signal input impedance was conservatively designed to be positive-real over the frequency range encountered by any circuit input. This provides adequate damping to insure ac stability within the system.

System Aspects

F100K provides high-density digital functions that outperform all other families on the market today. How does this increased circuit performance and higher on-chip density improve system performance?

Propagation delay and transition times vary (ac windows) when functions are operated at the extremes of the specified environmental ranges. With F100K, these variations are reduced and more predictable system timing is achieved. For synchronous machines and very high speed asynchronous systems, timing and its predictability are of utmost importance. Due to F100K constant supply current versus power supply voltage and because of nearly constant levels and thresholds with respect to temperature, voltage variations and gradients, speed skews are minimized.

Not only timing but also maximum system clock rate is affected by the tighter ac window. Thus, with F100K the

system designer can use a higher speed value in his worst-case calculations. This can be translated into higher possible system clock rates. Therefore, a machine can perform at up to twice the frequency, solely due to the F100K compensation features. Noise immunity will be of utmost importance in next generation computers, since much of the noise generated within the system is inversely proportional to the switching transition time of the circuits. The F100K transition time is typically 0.7 ns as compared to 2.0 ns in other ECL families and should therefore increase system crosstalk by the same ratio.

F100K combats the increased system noise by maintaining a virtually invariant noise immunity with variations and gradients in power supply voltage, ambient and junction temperatures. The variation in junction temperatures is much larger than in earlier computer systems because of the mixture of LSI and SSI functions on the same boards.

Features

F100K ECL logic components are designed to be used in high-speed, low-noise systems and offer significant advantages over other logic families. Some of the important features and advantages are summarized below:

Low Propagation Delay

F100K ECL features gate delays which are typically 0.75 ns (750 picoseconds) with counters, registers and flip-flops operating in the 400–500 MHz range. When compared to other logic families such as Schottky TTL or slower ECL families, system performance can be doubled or tripled.

Moderate Edge Rates

Because of the nature of current mode switching which uses differential comparison techniques and avoids transistor storage delays, rise times can be controlled by internal time constants without sacrificing throughput delays. Slower rise times minimize ringing and reflections on interconnection wiring and simplify physical design. The typical edge rate for F100K ECL is 1 V/ns, only about 80% of the edge rate of Schottky TTL. It can be shown that for ECL circuits, the natural rise and fall times are approximately equal to the propagation delay. This relationship is considered optimum for use in high-speed systems.

Wired-OR Capability

ECL outputs can be wired together where wiring rules permit, to form the positive logic-OR function, thus achieving an extra level of gating at no parts count expense. Data bussing and party line operations are facilitated by this feature.

Complementary Outputs

A majority of F100K ECL logic elements have complementary outputs, providing numerous opportunities for reduction of package count and power consumption when mechanizing logic equations. Further, the system incurs no extra penalty in time delay since the complementary ECL outputs switch simultaneously.

A significant advantage to complementary outputs is that, since both the true and complement logic functions are available, I_{CC} imbalance can be minimized either by using both outputs in the design or merely terminating unused outputs. In this way, the constant current characteristic of ECL is not compromised and power supply noise is minimized.

Low Output Impedance, High Current Capacity

As operating speeds are increased to achieve the higher performance levels demanded of digital systems, ordinary wiring begins to exhibit distributed parameter characteristics, as opposed to a lumped capacitance nature at low speeds.

Characteristic impedances of normal wiring and printed circuit interconnections generally fall in the 50 to 250 Ω range. With these low impedance lines and fast transitions, the signals are attenuated by the voltage divider action between the circuit output impedance and the characteristic impedance of the interconnection.

Voltage mode circuits have a HIGH state output impedance of from 50 to 150 Ω and thus exhibit an output *stepped* characteristic, first reaching about 50% of final value and later reaching the final value in another *step*. F100K ECL output impedances under 10 Ω insure a complete, full valued, signal into a transmission line. Also, F100K ECL outputs are specified to drive a 50 Ω load (some devices are specified to drive a 25 Ω load). Outputs are capable of supplying 50 mA or more and can thus support the quiescent current required for passive terminations.

Convenient Data Transmission

The complementary high-current outputs of F100K ECL elements are well suited for driving twisted pair or other balanced lines in a differential mode, thereby enhancing field cancellation and minimizing crosstalk between subsystems.

High Common-Mode Noise Rejection

Differential line receivers provide common-mode noise rejection of 1 V or more for induced and ground noise. Differential receiving requires less signal swing than single ended and thus allows more reliable interpretation of low signal swings.

Constant Supply Current

The supply current drain of F100K ECL elements is governed by one or more internal constant current sources supplying operating current for differential switches and level shifting networks. Since the current drain is the same regardless of the state of the switches, F100K ECL circuits present constant current loads to power supplies (see *Complementary Outputs*).

Low Power Loss in Stray Capacitance

Energy is consumed each time a capacitor is charged or discharged so the energy loss rate, or power, goes up with switching frequency. Since the energy stored in a capacitor is proportional to the square of the voltage and F100K ECL signal swings are four to five times less than those of TTL, power loss in stray capacitance may be an order of magnitude less than that of TTL.

Low Noise Generation

In ECL systems, power supply lines are not subjected to the large current spikes common with TTL designs. Inherently, ECL is a constant current family without the totem-pole structures found in TTL circuits which generate the large current spikes. Since ECL voltage swings are much smaller than TTL, the current spikes caused by charging and discharging stray capacitances are much smaller with ECL than with TTL of comparable edge rates.

Low Crosstalk

Induced noise signals are proportional to signal swings and edge rates. The lower swing and slower edge rate of F100K ECL result in low levels of crosstalk.

Family Overview

System Benefits

The Fairchild F100K family offers improvements over other ECL families such as voltage and temperature compensation, higher integration levels, improved packaging, planned pinouts, lower propagation delay and more complementary outputs. These improvements cause measurable advantages to accrue to the design(er) of high-performance systems.

Easier Engineering

Designers have increased confidence that designs realized in F100K will operate with good margins over voltage and temperature variations in prototypes, production models and field installations. Less effort need be expended doing detailed voltage and temperature calculations and testing. With noncompensated ECL, noise margins cannot be guaranteed unless both the receiving and transmitting circuit operate at the same temperature and V_{EE} . This can cause a problem when attempting to transfer a breadboard or prototype system to production.

Since output swings and input thresholds remain almost constant over temperature and V_{EE} variations, complex control systems for power supply levels and more-than-adequate cooling are not necessary with F100K. This results in a more economical and better operating system.

Circuit Design

F100K ECL benefits from sound, well-engineered circuit designs. All input pins exhibit *positive/real* input impedance to eliminate system oscillations. Input buffering is used to reduce loads on lines which drive multiple internal gates.

High Performance

The regulation and control of dc and ac parameters achieved by F100K ECL assures that signal timing and propagation delays in critical paths are relatively insensitive to changes or gradients of temperature and supply voltage. Guardbands can be narrower, yet provide a higher degree of confidence due to the elimination of skew between output levels at one location and input thresholds at another.

The consistency of response and security of noise margins permit operation at higher clock rates and thus increase system performance.

Easier Debugging

With F100K, debugging of systems can proceed more rapidly than with uncompensated ECL. When a cabinet or enclosure is opened for access in debugging, the resultant change in thermal conditions has almost no effect on F100K signal swings, propagation delays, edge rates or noise margins.

Flexibility

F100K is designed to operate at -4.5 V for reduced power dissipation. If compatibility with other ECL families is a requirement, F100K will operate between -4.2 and -5.7 V due to the unique voltage compensation features. When operating at voltages other than -4.5 V, ac and dc parameters will vary slightly from specified values.

Fan-In/Fan-Out

All F100K ECL outputs are specified to drive 50Ω transmission lines; this makes them suitable for driving very-high fan-out loads. In addition, some F100K outputs are specified to drive 25Ω lines, which would be the case if a 50Ω party-line bus terminated at both ends were being driven.

System Design

F100K ECL was designed to be the ultimate standard packaged IC logic family. System design constraints were considered and the F100K family was designed for overall ease of system design and use while making the maximum use of the very fast propagation delays available.

Process Benefits

F100K ECL SSI/MSI parts are made using the Isoplanar II process. This process makes possible subnanosecond logic delays and very tightly controlled switching characteristics.

Expansion of the F100K family will take place by moving into LSI functions of 500 to 4000 gates. The evolution of the Isoplanar II process will enable such growth and give much increased performance.

It is by moving into LSI that subnanosecond delays can be fully utilized and overall system performance increased with decreased power consumption and parts count.

Family Overview

2

Radiation Tolerance

F100K ECL manufactured using Isoplanar II processes is one of the most radiation-hard integrated circuit families in production. Radiation hardness can extend system lifetimes up to 50% in some applications requiring radiation tolerance. (Reference Table 1.)

Packaging

The initial package selected for the F100K is a 24-pin Flatpak, 0.375 inches square, with leads on 50-mil centers, 6 leads per side. This package was chosen

because it offers minimum performance degradations of circuit and system and uses a somewhat conventional packaging technology. More common packaging such as the dual in-line packages, while available, do not provide optimum performance due to the loss in speed entering and leaving the package as well as a decrease in system density. With the F100K packaging technique and higher chip complexities within the family, the system density is two to three times higher than that possible with other available ECL families.



Table 1 Summary of Semiconductor Vulnerability Assessment

Radiation Environment	Bipolar Trans. & J-FET. Discretets	SCR	TTL	LSTTL	Analog IC	CMOS	NMOS	LED	ISO II ECL
Neutrons n/cm ²	10 ¹⁰ -10 ¹²	10 ¹⁰ -10 ¹²	10 ¹⁴	10 ¹⁴	10 ¹³	10 ¹⁵	10 ¹⁵	10 ¹³	> 10 ¹⁵
Ionizing Total Dose Rads (Si)	> 10 ⁴	10 ⁴	10 ⁶	10 ⁶	5 × 10 ⁴ 10 ⁵	10 ³ 10 ⁴	10 ³	> 10 ⁵	10 ⁷
Transient Dose Rate Rads (Si)/seconds (Upset or Saturation)		10 ³	10 ⁷	5 × 10 ⁷	10 ⁶	10 ⁷	10 ⁵		> 10 ⁸
Transient Dose Rate Rads (Si)/seconds (Survival)	10 ¹⁰	10 ¹⁰	> 10 ¹⁰	> 10 ¹⁰	> 10 ¹⁰	10 ⁹	10 ¹⁰	> 10 ¹⁰	> 10 ¹¹
Dormant Total Dose (Zero Bias)	> 10 ⁴	10 ⁴	10 ⁶	10 ⁶	10 ⁵	10 ⁶	10 ⁴	> 10 ⁵	> 10 ⁷

References

1. H.H. Muller, W.K. Owens, and P.W.J. Verhofstadt, "Fully Compensated Emitter-Coupled Logic: Eliminating the Drawbacks of Conventional ECL", *IEEE Journal of Solid-State Circuits*, October 1973, pp. 362-367.
2. R.R. Marley, "On-chip Temperature Compensation for ECL", *Electronic Products*, March 1, 1971.

3. V.A. Dhaka, J.E. Muschinske, and W.K. Owens, "Subnanosecond Emitter-Coupled Logic Gate Circuit Using Isoplanar II", *IEEE Journal of Solid-State Circuits*, October 1973, pp. 368-372.
4. R.J. Widlar, "New Developments in IC Voltage Regulators", *ISSCC Digital Technical Papers*, February 1970, pp. 157-159.
5. W.K. Owens, "Temperature Compensated Voltage Regulator Having Beta Compensating Means", United States Patent, No. 3,731,648, December 25, 1973.



Product Index, Selection Guide and Definitions	1
Family Overview	2
F100K Data Sheets	3
F10K Data Sheets	4
Ordering Information and Package Outlines	5
Field Sales Offices, Distributor Locations	6



F100K DC Family Specification

DC characteristics for the F100K series family parametric limits listed below are guaranteed for the entire F100K ECL family unless specified on the individual data sheet.

Absolute Maximum Ratings: Above which the useful life may be impaired¹

Storage Temperature	-65°C to +150°C
Maximum Junction Temperature (T _J)	0°C to +150°C
Case Temperature Under Bias (T _C)	0°C to +85°C
V _{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V _{EE} to +0.5 V
Output Current (dc Output HIGH)	-50 mA
Operating Range ²	-5.7 V to -4.2 V

DC Characteristics: V_{EE} = -4.5 V, V_{CC} = V_{CCA} = GND, T_C = 0°C to +85°C, Note 3

Symbol	Characteristic	Min	Typ	Max	Unit	Conditions ⁴
V _{OH}	Output HIGH Voltage	-1025	-955	-880	mV	V _{IN} = V _{IH(max)} or V _{IL(min)} V _{IN} = V _{IH(min)} or V _{IL(max)} Loading with 50 Ω to -2.0 V
V _{OL}	Output LOW Voltage	-1810	-1705	-1620	mV	
V _{OHC}	Output HIGH Voltage	-1035			mv	
V _{OLC}	Output LOW Voltage			-1610	mV	
V _{IH}	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs
V _{IL}	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs
I _{IL}	Input LOW Current	0.50			μA	V _{IN} = V _{IL(min)}

DC Characteristics: V_{EE} = -4.2 V, V_{CC} = V_{CCA} = GND, T_C = 0°C to +85°C, Note 3

Symbol	Characteristic	Min	Typ	Max	Unit	Conditions ⁴
V _{OH}	Output HIGH Voltage	-1020		-870	mV	V _{IN} = V _{IH(max)} or V _{IL(min)} V _{IN} = V _{IH(min)} or V _{IL(max)} Loading with 50 Ω to -2.0 V
V _{OL}	Output LOW Voltage	-1810		-1605	mV	
V _{OHC}	Output HIGH Voltage	-1030			mv	
V _{OLC}	Output LOW Voltage			-1595	mV	
V _{IH}	Input HIGH Voltage	-1150		-880	mV	Guaranteed HIGH Signal for All Inputs
V _{IL}	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs
I _{IL}	Input LOW Current	0.50			μA	V _{IN} = V _{IL(min)}

DC Characteristics: $V_{EE} = -4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C}$ to $+85^\circ\text{C}$, Note 3

Symbol	Characteristic	Min	Typ	Max	Unit	Conditions ⁴
V_{OH}	Output HIGH Voltage	-1035		-880	mV	Loading with 50 Ω to -2.0 V
V_{OL}	Output LOW Voltage	-1830		-1620	mV	
V_{OHC}	Output HIGH Voltage	-1045			mv	
V_{OLC}	Output LOW Voltage			-1610	mV	
V_{IH}	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs
V_{IL}	Input LOW Voltage	-1810		-1490	mV	Guaranteed LOW Signal for All Inputs
I_{IL}	Input LOW Current	0.50			μA	$V_{IN} = V_{IL}(\text{min})$

1. Unless specified otherwise on individual data sheet.

2. Parametric values specified at -4.2 V to -4.8 V.

3. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

4. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

F100101

Triple 5-Input OR/NOR Gate

F100K ECL Product




Description

The F100101 is a monolithic triple 5-input OR/NOR gate. All inputs have 50 k Ω pull-down resistors and all outputs are buffered.

Pin Names

D_{na}, D_{nb}, D_{nc} Data Inputs
 O_a, O_b, O_c Data Outputs
 $\bar{O}_a, \bar{O}_b, \bar{O}_c$ Complementary Data Outputs

Logic Symbol




VCC = Pin 6 (9)
VCCA = Pin 7 (10)
VEE = Pin 18 (21)
() = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



3

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I _{IH}	Input HIGH Current			350	μA	V _{IN} = V _{IH(max)}
I _{EE}	Power Supply Current	-38	-26	-18	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	T _C = 0°C		T _C = +25°C		T _C = +85°C		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay Data to Output	0.50	1.15	0.50	1.15	0.55	1.30	ns	Figures 1 and 2
t _{PHL}									
t _{TLH}	Transition Time 20% to 80%, 80% to 20%	0.45	1.30	0.45	1.20	0.45	1.20	ns	
t _{THL}									

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	T _C = 0°C		T _C = +25°C		T _C = +85°C		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay Data to Output	0.50	0.95	0.50	0.95	0.55	1.10	ns	Figures 1 and 2
t _{PHL}									
t _{TLH}	Transition Time 20% to 80%, 80% to 20%	0.45	1.20	0.45	1.10	0.45	1.10	ns	
t _{THL}									

*See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- R_T = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance ≤ 3 pF

Fig. 2 Propagation Delay and Transition Times



F100102

Quint 2-Input OR/NOR Gate

F100K ECL Product


Description

The F100102 is a monolithic quint 2-input OR/NOR gate with common enable. All inputs have 50 kΩ pull-down resistors and all outputs are buffered.

Pin Names

$D_{na} - D_{ne}$	Data Inputs
E	Enable Input
$O_a - O_e$	Data Outputs
$\overline{O}_a - \overline{O}_e$	Complementary Data Outputs

Logic Symbol




VCC = Pin 6 (9)
VCCA = Pin 7 (10)
VEE = Pin 18 (21)
() = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



F100102

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current Data Enable			350 300	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-80	-55	-38	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.45	1.35	0.45	1.15	0.45	1.40	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay Enable to Output	0.95	2.15	0.95	2.15	0.95	2.20	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.30	0.45	1.20	0.45	1.20	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.45	1.15	0.45	0.95	0.45	1.20	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay Enable to Output	0.95	1.95	0.95	1.95	0.95	2.00	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.20	0.45	1.10	0.45	1.10	ns	

*See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- R_T = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance ≤ 3 pF

Fig. 2 Propagation Delay and Transition Times



F100107 Quint Exclusive OR/NOR Gate

F100K ECL Product


Description

The F100107 is a monolithic quint exclusive-OR/NOR gate. The Function output is the wire-OR of all five exclusive-OR outputs: $F = (D_{1a} \oplus D_{2a}) + (D_{1b} \oplus D_{2b}) + (D_{1c} \oplus D_{2c}) + (D_{1d} \oplus D_{2d}) + (D_{1e} \oplus D_{2e})$.

Pin Names

$D_{na} - D_{ne}$ Data Inputs
 F Function Input
 $O_a - O_e$ Data Outputs
 $\bar{O}_a - \bar{O}_e$ Complementary Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



F100107

3

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current $D_{2a} - D_{2e}$ $D_{1a} - D_{1e}$			250 350	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-96	-66	-46	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	T _C = 0°C		T _C = +25°C		T _C = +85°C		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay $D_{2a} - D_{2e}$ to O, \bar{O}	0.55	1.90	0.55	1.80	0.55	1.90	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay $D_{1a} - D_{1e}$ to O, \bar{O}	0.55	1.70	0.55	1.60	0.55	1.70	ns	
t_{PLH} t_{PHL}	Propagation Delay Data to F	1.15	2.75	1.15	2.75	1.15	3.00	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.65	0.45	1.80	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	T _C = 0°C		T _C = +25°C		T _C = +85°C		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay $D_{2a} - D_{2e}$ to O, \bar{O}	0.55	1.70	0.55	1.60	0.55	1.70	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay $D_{1a} - D_{1e}$ to O, \bar{O}	0.55	1.50	0.55	1.40	0.55	1.50	ns	
t_{PLH} t_{PHL}	Propagation Delay Data to F	1.15	2.55	1.15	2.55	1.15	2.80	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.55	0.45	1.70	ns	

*See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

VCC, VCCA = +2 V, VEE = -2.5 V
 L1 and L2 = equal length 50 Ω impedance lines
 RT = 50 Ω terminator internal to scope
 Decoupling 0.1 μ F from GND to VCC and VEE
 All unused outputs are loaded with 50 Ω to GND
 CL = Fixture and stray capacitance \leq 3 pF

Fig. 2 Propagation Delay and Transition Times



F100112

Quad Driver

F100K ECL Product


Description

The F100112 is a monolithic quad driver with two OR and two NOR outputs and common enable. The common input is buffered to minimize input loading. If the D inputs are not used the Enable can be used to drive sixteen 50 Ω lines. All inputs have 50 kΩ pull-down resistors and all outputs are buffered.

Pin Names

$D_a - D_d$ Data Inputs
 E Enable Input
 $O_{na} - O_{nd}$ Data Outputs
 $\bar{O}_{na} - \bar{O}_{nd}$ Complementary Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



3

F100112

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current Data Enable			550 450	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-106	-73	-51	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.55	1.50	0.55	1.40	0.45	1.60	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay Enable to Output	0.65	2.00	0.65	1.90	0.65	2.00	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.50	0.45	1.60	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.55	1.30	0.55	1.20	0.45	1.40	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay Enable to Output	0.65	1.80	0.65	1.70	0.65	1.80	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	


*See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



3

Fig. 2 Propagation Delay and Transition Times



F100113 Quad Driver

F100K ECL Product


Description

The F100113 is a monolithic quad driver with two OR and two NOR outputs and common enable. The common input is buffered to minimize input loading. If the D inputs are not used the Enable can be used to drive sixteen 50 Ω lines. All inputs have 50 kΩ pull-down resistors and all outputs are buffered.

Pin Names

$D_a - D_d$ Data Inputs
 E Enable Input
 $O_{na} - O_{nd}$ Data Outputs
 $\overline{O}_{na} - \overline{O}_{nd}$ Complementary Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



F100113

3

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current Data Enable			550 350	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-116	-80	-56	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.45	1.40	0.45	1.35	0.45	1.40	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay Enable to Output	0.55	1.90	0.55	1.90	0.55	1.90	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.50	0.45	1.60	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.45	1.20	0.45	1.15	0.45	1.20	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay Enable to Output	0.55	1.70	0.55	1.70	0.55	1.70	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	

*See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit





Fig. 2 Propagation Delay and Transition Times



F100114

Quint Differential Line Receiver

F100K ECL Product

Description


The F100114 is a monolithic quint differential line receiver with emitter-follower outputs. An internal reference supply (V_{BB}) is available for single-ended reception. When used in single-ended operation the apparent input threshold of the true inputs is 25 to 30 mV higher (positive) than the threshold of the complementary inputs. Unlike other F100K ECL devices, the inputs do not have input pull-down resistors.

Active current sources provide common-mode rejection of 1.0 V in either the positive or negative direction. A defined output state exists if both inverting and non-inverting inputs are at the same potential between V_{EE} and V_{CC} . The defined state is logic HIGH on the \bar{O}_a - \bar{O}_e outputs.

Pin Names

D_a - D_e	Data Inputs
\bar{D}_a - \bar{D}_e	Inverting Data Inputs
O_a - O_e	Data Outputs
\bar{O}_a - \bar{O}_e	Complementary Data Outputs


Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

F100114

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
V_{IH}	Single-ended Input HIGH Voltage	-1165			mV	$V_{EE} = -4.5\text{ V}$
		-1149			mV	$V_{EE} = -4.2\text{ V to }-4.8\text{ V}$
V_{IL}	Single-ended Input LOW Voltage			-1475	mV	$V_{EE} = -4.5\text{ V}$
				-1491	mV	$V_{EE} = -4.2\text{ V to }-4.8\text{ V}$
V_{BB}	Output Reference Voltage	-1380	-1320	-1260	mV	$V_{EE} = -4.5\text{ V}$
		-1396	-1320	-1244	mV	$V_{EE} = -4.2\text{ V to }-4.8\text{ V}$
V_{DIFF}	Input Voltage Differential	150			mV	Required for Full Output Swing
V_{CM}	Common Mode Voltage			1.0	V	Permissible $\pm V_{CM}$ with Respect to V_{BB}
I_{IH}	Input HIGH Current			50	μA	$V_{IN} = V_{IH(max)}$, $D_a - D_e = V_{BB}$, $\overline{D}_a - \overline{D}_e = V_{IL(min)}$
I_{CBO}	Input Leakage Current	-10			μA	$V_{IN} = V_{EE}$, $D_a - D_e = V_{BB}$, $\overline{D}_a - \overline{D}_e = V_{IL(min)}$
I_{EE}	Power Supply Current	-106	-73	-51	mA	$D_a - D_e = V_{BB}$, $\overline{D}_a - \overline{D}_e = V_{IL(min)}$

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.55	1.90	0.60	2.00	0.70	2.40	ns	Figures 1 and 2
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.55	1.30	0.45	1.20	0.45	1.40	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.55	1.70	0.60	1.80	0.70	2.20	ns	Figures 1 and 2
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.55	1.20	0.45	1.10	0.45	1.30	ns	

*One input tied to V_{BB}


Fig. 1 AC Test Circuit



Notes

- VCC, VCCA = +2 V, VEE = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- RT = 50 Ω terminator internal to scope
- Decoupling 0.1 μ F from GND to VCC and VEE
- All unused outputs are loaded with 50 Ω to GND
- CL = Fixture and stray capacitance \leq 3 pF

Fig. 2 Propagation Delay and Transition Times



F100117

Triple 2-Wide OA/OAI Gate

F100K ECL Product


Description

The F100117 is a monolithic triple 2-wide OR/AND gate with true and complement outputs. All inputs have 50 kΩ pull-down resistors and all outputs are buffered.

Pin Names

$D_{na} - D_{nc}$ Data Inputs
 $E_a - E_c$ Enable Inputs
 $O_a - O_c$ Data Outputs
 $\bar{O}_a - \bar{O}_c$ Complementary Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



F100117

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current All Inputs			260	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-79	-54	-37	mA	Inputs Open

3

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.90	2.60	0.90	2.50	0.90	2.60	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay Enable to Output	0.45	1.40	0.45	1.30	0.45	1.40	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.30	0.45	1.20	0.45	1.30	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.90	2.40	0.90	2.30	0.90	2.40	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay Enable to Output	0.45	1.20	0.45	1.10	0.45	1.20	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.20	0.45	1.10	0.45	1.20	ns	

*See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



Notes

$V_{CC}, V_{CCA} = +2\text{ V}, V_{EE} = -2.5\text{ V}$

L1 and L2 = equal length $50\ \Omega$ impedance lines


$R_T = 50\ \Omega$ terminator internal to scope

Decoupling $0.1\ \mu\text{F}$ from GND to V_{CC} and V_{EE}

All unused outputs are loaded with $50\ \Omega$ to GND

C_L = Fixture and stray capacitance $\leq 3\text{ pF}$

Fig. 2 Propagation Delay and Transition Times



F100118

5-Wide 5, 4, 4, 4, 2 OA/OAI Gate

F100K ECL Product


Description

The F100118 is a monolithic 5-wide 5, 4, 4, 4, 2 OR/AND gate with true and complementary outputs. All inputs have 50 k Ω pull-down resistors and all outputs are buffered.

Pin Names

D_{na}–D_{ne} Data Inputs
O, \bar{O} Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
V_{CCA} = Pin 7 (10)
V_{EE} = Pin 18 (21)
() = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



F100118

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current All Inputs			350	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-92	-69	-42	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.85	3.20	0.95	3.20	0.95	3.40	ns	Figures 1 and 2
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.50	0.45	1.60	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.85	3.00	0.95	3.00	0.95	3.20	ns	Figures 1 and 2
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	

*See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

- $V_{CC}, V_{CCA} = +2\text{ V}$, $V_{EE} = -2.5\text{ V}$
- L1 and L2 = equal length $50\ \Omega$ impedance lines
- $R_t = 50\ \Omega$ terminator internal to scope
- Decoupling $0.1\ \mu\text{F}$ from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with $50\ \Omega$ to GND
- $C_L =$ Fixture and stray capacitance $\leq 3\ \text{pF}$

Fig. 2 Propagation Delay and Transition Times



F100122

9-Bit Buffer

F100K ECL Product


Description

The F100122 is a monolithic 9-bit buffer. The device contains nine non-inverting buffer gates with single input and output. All inputs have 50 k Ω pull-down resistors and all outputs are buffered.

Pin Names

D₁–D₉ Data Inputs
O₁–O₉ Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pins 1 (4), 7 (10), 13 (16), 19 (22)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I _{IH}	Input HIGH Current			350	μA	V _{IN} = V _{IH(max)}
I _{EE}	Power Supply Current	-96	-70	-46	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	T _C = 0°C		T _C = +25°C		T _C = +85°C		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	0.45	1.60	0.45	1.45	0.45	1.60	ns	Figures 1 and 2
t _{PHL}	Data to Output								
t _{TLH}	Transition Time	0.45	1.50	0.45	1.40	0.45	1.40	ns	
t _{THL}	20% to 80%, 80% to 20%								

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	T _C = 0°C		T _C = +25°C		T _C = +85°C		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	0.45	1.40	0.45	1.25	0.45	1.40	ns	Figures 1 and 2
t _{PHL}	Data to Output								
t _{TLH}	Transition Time	0.45	1.40	0.45	1.30	0.45	1.30	ns	
t _{THL}	20% to 80%, 80% to 20%								

*See Family Characteristics for other dc specifications


Fig. 1 AC Test Circuit



Notes

- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- R_T = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance ≤ 3 pF

Fig. 2 Propagation Delay and Transition Times



F100123 Hex Bus Driver

F100K ECL Product

Description


The F100123 is a monolithic device containing six bus drivers capable of driving terminated lines with terminations as low as 25Ω . To reduce crosstalk, each output has its respective ground connection. Transition times were designed to be longer than on other F100K devices. The driver itself performs the positive logic AND of a data input ($D_1 - D_6$) and the OR of two select inputs (E and either DE_1 , DE_2 , or DE_3). Enabling of data is possible in multiples of two, *i.e.*, 2, 4, or all 6 paths.

The output voltage LOW level is designed to be more negative than normal ECL outputs (cut off state). This allows an emitter-follower output transistor to turn off when the termination supply is -2.0 V and thus present a high impedance to the data bus.

Pin Names

$D_1 - D_6$	Data Inputs
$DE_1 - DE_3$	Dual Enable Inputs
E	Common Enable Input
$O_1 - O_6$	Data Outputs


Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pins 1 (4), 3 (6), 5 (8), 7 (10), 9 (12), 11 (14)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

F100123

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}$ *

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
VOH	Output HIGH Voltage	-1025	-955	-880	mV	$V_{EE} = -4.5\text{ V}$
		-1035		-870	mV	$V_{EE} = -4.2\text{ V to }-4.8\text{ V}$
VOHC	Output HIGH Corner Voltage	-1035			mV	$V_{EE} = -4.5\text{ V}$
		-1045			mV	$V_{EE} = -4.2\text{ V to }-4.8\text{ V}$
VOL	Output LOW Voltage Cut-off State			-2200	mV	$V_{IN} = V_{IH(\text{min})}$ or $V_{IL(\text{max})}$ Loaded with $25\ \Omega$ to -2.3 V
I _{IH}	Input HIGH Current Common Enable Data and Dual Enable			330 260	μA	$V_{IN} = V_{IH(\text{max})}$
I _{EE}	Power Supply Current	-235	-170	-113	mA	Inputs Open

*See Family Characteristics for other dc specifications.


Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	2.00	4.30	1.95	4.30	2.00	4.60	ns	Figures 1 and 2
t _{PHL}	Data to Output	1.00	2.40	1.00	2.40	1.10	2.60		
t _{PLH}	Propagation Delay	2.30	4.70	2.00	4.70	2.30	5.10		
t _{PHL}	Dual Enable to Output	1.40	3.00	1.40	3.00	1.40	3.40		
t _{PLH}	Propagation Delay	2.60	5.40	2.50	5.30	2.80	5.80	ns	
t _{PHL}	Common Enable to Output	1.50	3.20	1.50	3.30	1.50	3.60		
t _{TLH}	Transition Time	0.70	2.10	0.70	1.80	0.70	2.20	ns	
t _{THL}	20% to 80%, 80% to 20%	0.45	1.40	0.45	1.30	0.45	1.40		

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH}	Propagation Delay	2.00	4.10	1.95	4.10	2.00	4.40	ns	Figures 1 and 2
t _{PHL}	Data to Output	1.00	2.20	1.00	2.20	1.10	2.40		
t _{PLH}	Propagation Delay	2.30	4.50	2.00	4.50	2.30	4.90		
t _{PHL}	Dual Enable to Output	1.40	2.80	1.40	2.80	1.40	3.20		
t _{PLH}	Propagation Delay	2.60	5.20	2.50	5.10	2.80	5.60	ns	
t _{PHL}	Common Enable to Output	1.50	3.00	1.50	3.10	1.50	3.40		
t _{TLH}	Transition Time	0.70	2.00	0.70	1.70	0.70	2.10	ns	
t _{THL}	20% to 80%, 80% to 20%	0.45	1.30	0.45	1.20	0.45	1.30		

Fig. 1 AC Test Circuit



- Notes**
 VCC, VCCA = +2 V, VEE = -2.5 V
 L1 and L2 = equal length 50 Ω impedance lines
 RT = 50 Ω terminator internal to scope
 Decoupling 0.1 μF from GND to VCC and VEE
 All unused outputs are loaded with 50 Ω to GND
 CL = Fixture and stray capacitance ≤ 3 pF
 Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100124 Hex TTL-to-ECL Translator

F100K ECL Product


Description

The F100124 is a hex translator, designed to convert TTL logic levels to 100K ECL logic levels. The inputs are compatible with standard or Schottky TTL. A common Enable input (E), when LOW, holds all inverting outputs HIGH and holds all true outputs LOW. The differential outputs allow each circuit to be used as an inverting/non-inverting translator or as a differential line driver. The output levels are voltage compensated.

When the circuit is used in the differential mode, the F100124, due to its high common mode rejection, overcomes voltage gradients between the TTL and ECL ground systems. The V_{EE} and V_{TTL} power may be applied in either order.

Pin Names	Description	TTL Unit Load (U.L.)	
		HIGH/LOW	
D_0 - D_5	Data Inputs	0.5/1.0	
E	Enable Input	3.0/6.0	
Q_0 - Q_5	Data Outputs	—	
\bar{Q}_0 - \bar{Q}_5	Complementary Data Outputs	—	


Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pins 7 (10), 8 (11)
 V_{EE} = Pin 18 (21)
 V_{TTL} = Pin 20 (23)
 () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

F100124

Absolute Maximum Ratings* Above which the useful life may be impaired

V_{TTL} Pin Potential to Ground Pin +6.0 V to -0.5 V
 Input Voltage (dc) -0.5 V to V_{TTL}

DC Characteristics: $V_{EE} = -4.2$ V to -4.8 V unless otherwise specified, $V_{CC} = V_{CCA} = GND$, $V_{TTL} = +4.5$ V to $+5.5$ V, $T_C = 0^\circ\text{C}$ to $+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
V_{IH}	Input HIGH Voltage	2.0		5.0	V	Guaranteed HIGH Signal for All Inputs
V_{IL}	Input LOW Voltage	0		0.8	V	Guaranteed LOW Signal for All Inputs
V_{CD}	Input Clamp Diode Voltage	-1.5			V	$I_{IN} = -10$ mA
I_{IH}	Input HIGH Current Data Enable			20 120	μA	$V_{IN} = +2.4$ V, All Other Inputs $V_{IN} = GND$
	Input HIGH Current Breakdown Test, All Inputs			1.0	mA	$V_{IN} = +5.5$ V, All Other Inputs = GND
I_{IL}	Input LOW Current Data Enable	-1.6 -9.6			mA	$V_{IN} = +0.4$ V, All Other Inputs $V_{IN} = GND$
I_{EE}	V_{EE} Power Supply Current	-140	-96	-52	mA	All Inputs $V_{IN} = +4.0$ V
I_{TTL}	V_{TTL} Power Supply Current		44	75	mA	All Inputs $V_{IN} = GND$

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2$ V to -4.8 V, $V_{CC} = V_{CCA} = GND$, $V_{TTL} = +4.5$ V to $+5.5$ V


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.50	3.00	0.50	2.90	0.50	3.00	ns	Figures 1 and 2
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.80	0.45	1.80	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2$ V to -4.8 V, $V_{CC} = V_{CCA} = GND$, $V_{TTL} = +4.5$ V to $+5.5$ V

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.50	2.80	0.50	2.70	0.50	2.80	ns	Figures 1 and 2
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.70	0.45	1.70	ns	

*See Family Characteristics for other absolute maximum ratings and dc specifications.


Fig. 1 AC Test Circuit



Notes

- $V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V, V_{TTL} = +7.0 V, V_{EH} = +6.0 V$
- $L1, L2$ and $L3 =$ equal length 50Ω impedance lines
- $R_T = 50 \Omega$ terminator internal to scope
- Decoupling $0.1 \mu F$ from GND to V_{CC}, V_{EE} and V_{TTL}
- All unused outputs are loaded with 50Ω to GND
- $C_L =$ Fixture and stray capacitance $\leq 3 pF$

Fig. 2 Propagation Delay and Transition Times



F100125 Hex ECL-to-TTL Translator

F100K ECL Product


Description

The F100125 is a hex translator for converting F100K logic levels to TTL logic levels. Differential inputs allow each circuit to be used as an inverting, non-inverting or differential receiver. An internal reference voltage generator provides V_{BB} for single-ended operation or for use in Schmitt trigger applications. All inputs have 50 k Ω pull-down resistors; therefore, the outputs will go LOW when the inputs are left unconnected.

When used in the differential mode, the inputs have a common mode rejection of +1 V, making this device tolerant of ground offsets and transients between the signal source and the translator. The V_{EE} and V_{TTL} power may be applied in either order.

Pin Names	Description	TTL Unit Load (U.L.) HIGH/LOW
D_0 – D_5	Data Inputs	—
\bar{D}_0 – \bar{D}_5	Inverting Data Inputs	—
Q_0 – Q_5	Data Outputs	50/12.5


Logic Symbol




V_{TTL} = Pins 4 (7), 5 (8)
 V_{CC} = Pins 6 (9), 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

3

Truth Table

Inputs		Outputs
D _n	\bar{D}_n	Q _n
L	H	L
H	L	H
L	L	U
H	H	U
Open	Open	L
V _{EE}	V _{EE}	L
L	V _{BB}	L
H	V _{BB}	H
V _{BB}	L	H
V _{BB}	H	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 U = Undefined

Absolute Maximum Ratings¹ Above which the useful life may be impaired

V_{TTL} Pin Potential to Ground Pin +6.0 V to -0.5 V

DC Characteristics: V_{EE} = -4.2 V to -4.8 V unless otherwise specified, V_{CC} = GND, V_{TTL} = +4.5 to +5.5 V, T_C = 0°C to +85°C

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
V _{OH}	Output HIGH Voltage	2.5			V	I _{OH} = -2.0 mA
V _{OL}	Output LOW Voltage			0.5	V	I _{OL} = 20 mA
V _{IH}	Single-ended Input HIGH Voltage	-1165		-880	mV	V _{EE} = -4.5 V
		-1150		-880	mV	V _{EE} = -4.2 V to -4.8 V
V _{IL}	Single-ended Input LOW Voltage	-1810		-1475	mV	V _{EE} = -4.5 V
		-1810		-1490	mV	V _{EE} = -4.2 V to -4.8 V
V _{BB}	Output Reference Voltage	-1380	-1320	-1260	mV	V _{EE} = -4.5 V
		-1396	-1320	-1244	mV	V _{EE} = -4.2 V to -4.8 V

Notes

1. See Family Characteristics for other absolute maximum ratings
2. One input tied to V_{BB}

F100125

3

DC Characteristics (Cont'd): $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = \text{GND}$, $V_{TTL} = +4.5\text{ to }+5.5\text{ V}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
V_{DIFF}	Input Voltage Differential	150			mV	Required for Full Output Swing
V_{CM}	Common Mode Voltage			1.0	V	Permissible $\pm V_{CM}$ with Respect to V_{BB}
I_{IH}	Input HIGH Current			350	μA	$V_{IN} = V_{IH(max)}$, $D_0 - D_5 = V_{BB}$, $\overline{D_0} - \overline{D_5} = V_{IL(min)}$
I_{IL}	Input LOW Current	0.5			μA	$V_{IN} = V_{IL(min)}$, $D_0 - D_5 = V_{BB}$
I_{OS}	Output Short-circuit Current	-100		-40	mA	$V_{OUT} = \text{GND}^*$
I_{EE}	V_{EE} Power Supply Current	-85	-60	-40	mA	$D_0 - D_5 = V_{BB}$
I_{TTL}	V_{TTL} Power Supply Current		75	115	mA	$D_0 - D_5 = V_{BB}$

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = \text{GND}$, $V_{TTL} = +4.5\text{ V to }+5.5\text{ V}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.80	3.50	0.90	3.70	1.00	4.00	ns	Figures 1 and 2
t_{TLH} t_{THL}	Transition Time 10% to 90%, 90% to 10%	0.50	2.60	0.50	2.60	0.50	2.60	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = \text{GND}$, $V_{TTL} = +4.5\text{ V to }+5.5\text{ V}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	0.80	3.30	0.90	3.50	1.00	3.80	ns	Figures 1 and 2
t_{TLH} t_{THL}	Transition Time 10% to 90%, 90% to 10%	0.50	2.50	0.50	2.50	0.50	2.50	ns	

* Test one output at a time.


Fig. 1 AC Test Circuit



Notes

- VCC = +2 V, VEE = -2.5 V, VTTL = +7 V
- L1 and L2 = equal length 50 Ω impedance lines
- RT = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to VCC, VEE and VTTL
- All unused outputs are loaded with 50 Ω to GND
- CL = Fixture and stray capacitance ≤ 3 pF

Fig. 2 Propagation Delay and Transition Times



F100126

9-Bit Backplane Driver

F100K ECL Product


Description

The F100126 contains nine independent, high-speed, buffer gates each with a single input and a single output. The gates are non-inverting. These buffers are useful in bus-oriented systems where minimal output loading or bus isolation is desired. The output transition times are longer to minimize noise when used as a backplane driver.

Pin Names

D₁–D₉ Data Inputs
O₁–O₉ Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 1 (4), 7 (10), 13 (16), 19 (22)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



3

F100126

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current			350	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-96	-70	-46	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH}	Propagation Delay Data to Output	1.05	2.75	1.05	2.75	1.05	2.75	ns	Figures 1 and 2
t_{TLH}	Transition Time 20% to 80%, 80% to 20%	1.15	3.40	1.15	3.40	1.05	3.40	ns	
t_{PHL}	Propagation Delay Data to Output	1.05	2.75	1.05	2.75	1.05	2.75	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH}	Propagation Delay Data to Output	1.05	2.55	1.05	2.55	1.05	2.55	ns	Figures 1 and 2
t_{TLH}	Transition Time 20% to 80%, 80% to 20%	1.15	3.30	1.15	3.30	1.05	3.30	ns	
t_{PHL}	Propagation Delay Data to Output	1.05	2.55	1.05	2.55	1.05	2.55	ns	

*See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

- $V_{CC}, V_{CCA} = +2\text{ V}$, $V_{EE} = -2.5\text{ V}$
- $L1$ and $L2$ = equal length $50\ \Omega$ impedance lines
- $R_T = 50\ \Omega$ terminator internal to scope
- Decoupling $0.1\ \mu\text{F}$ from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with $50\ \Omega$ to GND
- $C_L =$ Fixture and stray capacitance $\leq 3\ \text{pF}$

Fig. 2 Propagation Delay and Transition Times



F100130 Triple D Latch

F100K ECL Product

Description


The F100130 contains three D-type latches with true and complement outputs and with Common Enable (\bar{E}_C), Master Set (MS) and Master Reset (MR) inputs. Each latch has its own Enable (\bar{E}_n), Direct Set (SD_n) and Direct Clear (CD_n) inputs. The Q output follows its Data (D) input when both \bar{E}_n and \bar{E}_C are LOW (transparent mode). When either \bar{E}_n or \bar{E}_C (or both) are HIGH, a latch stores the last valid data present on its D_n input before \bar{E}_n or \bar{E}_C goes HIGH.

Both Master Reset (MR) and Master Set (MS) inputs override the Enable inputs. The individual CD_n and SD_n also override the Enable inputs.

Pin Names

CD_0 – CD_2	Individual Direct Clear Inputs
SD_0 – SD_2	Individual Direct Set Inputs
\bar{E}_0 – \bar{E}_2	Individual Enable Inputs (Active LOW)
\bar{E}_C	Common Enable Input (Active LOW)
D_0 – D_2	Data Inputs
MR	Master Reset Input
MS	Master Set Input
Q_0 – Q_2	Data Outputs
\bar{Q}_0 – \bar{Q}_2	Complementary Data Outputs


Logic Symbol




VCC = Pin 6 (9)
VCCA = Pin 7 (10)
VEE = Pin 18 (21)
() = Flatpak

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)




Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

3

Logic Diagram



Truth Tables (Each Latch)

Latch Operation

Inputs					Outputs
D_n	\bar{E}_n	\bar{E}_C	MS SD_n	MR CD_n	Q_n
L	L	L	L	L	L
H	L	L	L	L	H
X	H	X	L	L	Latched*
X	X	H	L	L	Latched*

Asynchronous Operation

Inputs					Outputs
D_n	\bar{E}_n	\bar{E}_C	MS SD_n	MR CD_n	Q_n
X	X	X	H	L	H
X	X	X	L	H	L
X	X	X	H	H	U

*Retains data presented before \bar{E} positive transition

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 U = Undefined

F100130

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current					$V_{IN} = V_{IH(max)}$
	D_n			350	μA	
	CD_n, SD_n			530		
	\bar{E}_n			240		
\bar{E}_C, MR, MS			450			
I_{EE}	Power Supply Current	-149	-106	-74	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay D_n to Output (Transparent Mode)	0.50	1.80	0.50	1.70	0.50	1.90	ns	Figures 1 and 2
t_{PLH} t_{PHL}	Propagation Delay \bar{E}_C to Output	0.65	2.10	0.75	2.00	0.75	2.10	ns	
t_{PLH} t_{PHL}	Propagation Delay CD_n, SD_n, \bar{E}_n to Output	0.50	2.00	0.60	1.75	0.60	2.00	ns	Figures 1, 2 and 3
t_{PLH} t_{PHL}	Propagation Delay MS, MR to Output	1.10	2.50	1.10	2.40	1.10	2.60	ns	Figures 1 and 2
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.60	0.45	1.60	ns	Figures 1 and 2
t_s	Setup Time							ns	Figures 3 and 4
	$D_0 - D_2$	0.90		0.70		0.90			
	CD_n, SD_n (Release Time) MR, MS (Release Time)	1.20 1.90		1.10 1.90		1.40 2.00			
t_h	Hold Time $D_0 - D_2$	0.60		0.60		0.80		ns	Figure 4
$t_{pw(L)}$	Pulse Width LOW \bar{E}_n, \bar{E}_C	2.00		2.00		2.00		ns	Figure 2
$t_{pw(H)}$	Pulse Width HIGH CD_n, SD_n, MR, MS	2.00		2.00		2.00		ns	Figure 3


*See Family Characteristics for other dc specifications.

F100130

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay D_n to Output (Transparent Mode)	0.50	1.60	0.50	1.50	0.50	1.70	ns	Figures 1 and 2
t_{PLH} t_{PHL}	Propagation Delay \bar{E}_C to Output	0.65	1.90	0.75	1.80	0.75	1.90	ns	
t_{PLH} t_{PHL}	Propagation Delay CD_n , SD_n , \bar{E}_n to Output	0.50	1.80	0.60	1.55	0.60	1.80	ns	Figures 1, 2 and 3
t_{PLH} t_{PHL}	Propagation Delay MS, MR to Output	1.10	2.30	1.10	2.20	1.10	2.40	ns	Figures 1 and 3
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.50	0.45	1.50	ns	Figures 1 and 2
t_s	Setup Time D_0 - D_2	0.80		0.60		0.80		ns	Figures 3 and 4
	CD_n , SD_n (Release Time)	1.10		1.00		1.30			
	MR, MS (Release Time)	1.80		1.80		2.00			
t_h	Hold Time D_0 - D_2	0.50		0.50		0.70		ns	Figure 4
$t_{pw(L)}$	Pulse Width LOW \bar{E}_n , \bar{E}_C	2.00		2.00		2.00		ns	Figure 2
$t_{pw(H)}$	Pulse Width HIGH CD_n , SD_n , MR, MS	2.00		2.00		2.00		ns	Figure 3

Fig. 1 AC Test Circuit



Notes

- V_{CC} , $V_{CCA} = +2\text{ V}$, $V_{EE} = -2.5\text{ V}$
- L1 and L2 = equal length 50 Ω impedance lines
- $R_T = 50\ \Omega$ terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- $C_L =$ Fixture and stray capacitance $\leq 3\text{ pF}$

Fig. 2 Enable Timing




Fig. 3 Reset Timing





Fig. 4 Data Setup and Hold Time



Notes

- t_s is the minimum time before the transition of the enable that information must be present at the data input
- t_h is the minimum time after the transition of the enable that information must remain unchanged at the data input

F100131

Triple D Flip-Flop

F100K ECL Product


Description

The F100131 contains three D-type, edge-triggered master/slave flip-flops with true and complement outputs, a Common Clock (CPC), and Master Set (MS) and Master Reset (MR) inputs. Each flip-flop has individual Clock (CP_n), Direct Set (SD_n) and Direct Clear (CD_n) inputs. Data enters a master when both CP_n and CPC are LOW and transfers to a slave when CP_n or CPC (or both) go HIGH. The Master Set, Master Reset and individual CD_n and SD_n inputs override the Clock inputs.

Pin Names

CP ₀ -CP ₂	Individual Clock Inputs
CPC	Common Clock Input
D ₀ -D ₂	Data Inputs
CD ₀ -CD ₂	Individual Direct Clear Inputs
SD _n	Individual Direct Set Inputs
MR	Master Reset Input
MS	Master Set Input
Q ₀ -Q ₂	Data Outputs
\overline{Q}_0 - \overline{Q}_2	Complementary Data Outputs


Logic Symbol




V_{CC} = Pin 6 (9)
V_{CCA} = Pin 7 (10)
V_{EE} = Pin 18 (21)
() = Flatpak

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)




Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

3

Logic Diagram



Truth Tables (Each Flip Flop)

Synchronous Operation

Inputs					Outputs
D _n	CP _n	CP _C	MS SD _n	MR CD _n	Q _n (t+1)
L	┐	L	L	L	L
H	┐	L	L	L	H
L	L	┐	L	L	L
H	L	┐	L	L	H
X	L	L	L	L	Q _n (t)
X	H	X	L	L	Q _n (t)
X	X	H	L	L	Q _n (t)

Asynchronous Operation

Inputs					Outputs
D _n	CP _n	CP _C	MS SD _n	MR CD _n	Q _n (t+1)
X	X	X	H	L	H
X	X	X	L	H	L
X	X	X	H	H	U

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

U = Undefined

t = Time before CP positive transition

t+1 = Time after CP positive transition

┐ = LOW to HIGH transition

F100131

3

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current			240	μA	$V_{IN} = V_{IH(max)}$
	CP_n, D_n			450		
	MS, MR, CP_C			530		
	CD_n, SD_n					
I_{EE}	Power Supply Current	-149	-106	-74	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
f_{max}	Toggle Frequency	325		325		325		MHz	Figures 2 and 3
t_{PLH} t_{PHL}	Propagation Delay CP_C to Output	0.75	2.40	0.75	2.15	0.70	2.30	ns	Figures 1 and 3
t_{PLH} t_{PHL}	Propagation Delay CP_n to Output	0.70	2.20	0.70	2.00	0.70	2.20	ns	
t_{PLH} t_{PHL}	Propagation Delay CD_n, SD_n to Output	0.70	1.90	0.70	1.70	0.70	1.80	ns	Figures 1 and 4
t_{PLH} t_{PHL}		0.70	2.10	0.70	2.00	0.70	2.20		
t_{PLH} t_{PHL}	Propagation Delay MS, MR to Output	1.10	2.70	1.10	2.60	1.10	2.70	ns	
t_{PLH} t_{PHL}		1.05	3.05	1.05	2.95	1.05	3.05		
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	2.20	0.45	1.80	0.45	1.90	ns	Figures 1, 3 and 4
t_s	Setup Time	0.90		0.70		0.90		ns	Figure 5
	D_n, SD_n (Release Time)	1.50		1.30		1.50			Figure 4
	MS, MR (Release Time)	2.50		2.30		2.50			
t_h	Hold Time D_n	0.60		0.60		0.80		ns	Figure 5
$t_{pw(H)}$	Pulse Width HIGH $CP_n, CP_C, CD_n,$ SD_n, MR, MS	2.00		2.00		2.00		ns	Figures 3 and 4


*See Family Characteristics for other dc specifications.

F100131

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition	
		Min	Max	Min	Max	Min	Max			
f_{max}	Toggle Frequency	350		350		350		MHz	Figures 2 and 3	
t_{PLH} t_{PHL}	Propagation Delay CP _C to Output	0.75	2.20	0.75	1.95	0.70	2.10	ns	Figures 1 and 3	
t_{PLH} t_{PHL}	Propagation Delay CP _N to Output	0.70	2.00	0.70	1.80	0.70	2.00	ns		
t_{PLH} t_{PHL}	Propagation Delay CD _N , SD _N to Output	0.70	1.70	0.70	1.50	0.70	1.60	ns	CP _N , CP _C = L	Figures 1 and 4
t_{PLH} t_{PHL}		0.70	1.90	0.70	1.80	0.70	2.00		CP _N , CP _C = H	
t_{PLH} t_{PHL}	Propagation Delay MS, MR to Output	1.10	2.50	1.10	2.40	1.10	2.50	ns	CP _N , CP _C = L	
t_{PLH} t_{PHL}		1.05	2.85	1.05	2.75	1.05	2.85		CP _N , CP _C = H	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	2.00	0.45	1.60	0.45	1.70	ns	Figures 1, 3 and 4	
t_s	Setup Time D _N	0.80		0.60		0.80		ns	Figure 5	
	CD _N , SD _N (Release Time)	1.40		1.20		1.40			Figure 4	
	MS, MR (Release Time)	2.40		2.20		2.40				
t_h	Hold Time D _N	0.50		0.50		0.70		ns	Figure 5	
$t_{\text{pw(H)}}$	Pulse Width HIGH CP _N , CP _C , CD _N , SD _N , MR, MS	2.00		2.00		2.00		ns	Figures 3 and 4	

Fig. 1 AC Test Circuit



3

Fig. 2 Toggle Frequency Test Circuit



- Notes**
- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
 - L1 and L2 = equal length 50 Ω impedance lines
 - R_T = 50 Ω terminator internal to scope
 - Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
 - All unused outputs are loaded with 50 Ω to GND
 - C_L = Fixture and stray capacitance ≤ 3 pF

Fig. 3 Propagation Delay (Clock) and Transition Times




Fig. 4 Propagation Delay (Resets)





Fig. 5 Data Setup and Hold Time



Notes

t_s is the minimum time before the transition of the clock that information must be present at the data input

t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input

F100136

4-Stage Counter/ Shift Register

F100K ECL Product


Description

The F100136 operates as either a modulo-16 up/down counter or as a 4-bit bidirectional shift register. Three Select (S_n) inputs determine the mode of operation, as shown in the Function Select table. Two Count Enable (\overline{CEP} , \overline{CET}) inputs are provided for ease of cascading in multistage counters. One Count Enable (\overline{CET}) input also doubles as a Serial Data (D_0) input for shift-up operation. For shift-down operation D_3 is the Serial Data input. In counting operations the Terminal Count (\overline{TC}) output goes LOW when the counter reaches 15 in the count/up mode or 0 (zero) in the count/down mode. In the shift modes, the \overline{TC} output repeats the Q_3 output. The dual nature of this \overline{TC}/Q_3 output and the D_0/\overline{CET} input means that one interconnection from one stage to the next higher stage serves as the link for multistage counting or shift-up operation. The individual Preset (P_n) inputs are used to enter data in parallel or to preset the counter in programmable counter applications. A HIGH signal on the Master Reset (MR) input overrides all other inputs and asynchronously clears the flip-flops. In addition, a synchronous clear is provided, as well as a complement function which synchronously inverts the contents of the flip-flops.

Pin Names

CP	Clock Pulse Input
\overline{CEP}	Count Enable Parallel Input (Active LOW)
D_0/\overline{CET}	Serial Data Input/Count Enable Trickle Input (Active LOW)
S_0 - S_2	Select Inputs
MR	Master Reset Input
P_0 - P_3	Preset Inputs
D_3	Serial Data Input
\overline{TC}	Terminal Count Output
Q_0 - Q_3	Data Outputs
$\overline{Q_0}$ - $\overline{Q_3}$	Complementary Data Outputs


Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Logic Diagram



Function Select Table

S ₀	S ₁	S ₂	Function
L	L	L	Parallel load
L	L	H	Count Down
L	H	L	Shift Left
L	H	H	Count Up
H	L	L	Complement
H	L	H	Clear
H	H	L	Shift Right
H	H	H	Hold

Truth Table

Inputs									Outputs					Mode
MR	S ₀	S ₁	S ₂	$\overline{\text{CEP}}$	D ₀ /CET	D ₃	CP	Q ₀	Q ₁	Q ₂	Q ₃	TC		
L	L	L	L	X	X	X	┐	P ₀	P ₁	P ₂	P ₃	L	Preset (Parallel Load)	
L	L	L	H	L	L	X	┐	(Q ₀₋₃) minus 1				①	Count Down	
L	L	L	H	H	L	X	X	Q ₀	Q ₁	Q ₂	Q ₃	①	Count Down with $\overline{\text{CEP}}$ not active	
L	L	L	H	X	H	X	X	Q ₀	Q ₁	Q ₂	Q ₃	H	Count Down with CET not active	
L	L	H	L	X	X	X	┐	Q ₁	Q ₂	Q ₃	D ₃	D ₃	Shift Left	
L	L	H	H	L	L	X	┐	(Q ₀₋₃) plus 1				②	Count Up	
L	L	H	H	H	L	X	X	Q ₀	Q ₁	Q ₂	Q ₃	②	Count Up with $\overline{\text{CEP}}$ not active	
L	L	H	H	X	H	X	X	Q ₀	Q ₁	Q ₂	Q ₃	H	Count Up with CET not active	
L	H	L	L	X	X	X	┐	$\overline{\text{Q}}_0$	$\overline{\text{Q}}_1$	$\overline{\text{Q}}_2$	$\overline{\text{Q}}_3$	L	Invert	
L	H	L	H	X	X	X	┐	L	L	L	L	H	Clear	
L	H	H	L	X	X	X	┐	D ₀	Q ₀	Q ₁	Q ₂	Q ₃	Shift Right	
L	H	H	H	X	X	X	X	Q ₀	Q ₁	Q ₂	Q ₃	H	Hold	
H	L	L	L	X	X	X	X	L	L	L	L	L	Asynchronous Master Reset	
H	L	L	H	X	L	X	X	L	L	L	L	L		
H	L	L	H	X	H	X	X	L	L	L	L	H		
H	L	H	L	X	X	X	X	L	L	L	L	L		
H	L	H	H	X	X	X	X	L	L	L	L	H		
H	H	L	L	X	X	X	X	L	L	L	L	L		
H	H	L	H	X	X	X	X	L	L	L	L	H		
H	H	H	L	X	X	X	X	L	L	L	L	L		

① = L if Q₀-Q₃ = LLLL
 H if Q₀-Q₃ ≠ LLLL
 ② = L if Q₀-Q₃ = HHHH
 H if Q₀-Q₃ ≠ HHHH
 H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 ┐ = LOW-to-HIGH Transition

F100136

3

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current					$V_{IN} = V_{IH(max)}$
	P_n, S_n			180	μA	
	\overline{CEP}			200		
	MR			240		
	D_3			280		
	CP			390		
D_0/\overline{CET}			530			
I_{EE}	Power Supply Current	-283	-195	-136	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
f_{shift}	Shift Frequency	250		250		250		MHz	Figures 2 and 3
t_{PLH} t_{PHL}	Propagation Delay CP to Q_n, \overline{Q}_n	0.85	2.10	0.85	2.10	0.85	2.25	ns	Figures 1 and 3
t_{PLH} t_{PHL}	Propagation Delay CP to \overline{TC}	1.90	4.80	1.90	4.60	1.90	5.20	ns	
t_{PLH} t_{PHL}	Propagation Delay MR to Q_n, \overline{Q}_n	1.20	2.95	1.35	2.95	1.20	3.10	ns	Figures 1 and 4
t_{PLH} t_{PHL}	Propagation Delay MR to \overline{TC}	2.20	4.80	2.20	4.80	2.20	5.30	ns	
t_{PLH} t_{PHL}	Propagation Delay D_0/\overline{CET} to \overline{TC}	1.40	3.20	1.40	3.20	1.40	3.50	ns	Figures 1 and 5
t_{PLH} t_{PHL}	Propagation Delay S_n to \overline{TC}	1.70	4.60	1.80	4.60	1.80	5.10	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.80	0.45	1.80	ns	Figures 1 and 3
t_s	Setup Time							ns	Figure 6
	D_3	1.20		1.20		1.20			
	P_n	1.70		1.70		1.70			
	$D_0/\overline{CET}, \overline{CEP}$	1.45		1.45		1.45			
	S_n	3.30		3.30		3.30			
	MR (Release Time)	2.60		2.60		2.60			
t_h	Hold Time							ns	Figure 6
	D_3	0.20		0.20		0.20			
	P_n	0.10		0.10		0.10			
	$D_0/\overline{CET}, \overline{CEP}$	0.20		0.20		0.20			
	S_n	-0.90		-0.90		-0.90			
$t_{pw(H)}$	Pulse Width HIGH CP, MR	2.00		2.00		2.00		ns	Figures 3 and 4


*See Family Characteristics for other dc specifications.

F100136

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
f_{shift}	Shift Frequency	250		250		250		MHz	Figures 2 and 3
t_{PLH} t_{PHL}	Propagation Delay CP to Q_n, \overline{Q}_n	0.85	1.90	0.85	1.90	0.85	2.05	ns	Figures 1 and 3
t_{PLH} t_{PHL}	Propagation Delay CP to $\overline{\text{TC}}$	1.90	4.60	1.90	4.40	1.90	5.00	ns	
t_{PLH} t_{PHL}	Propagation Delay MR to Q_n, \overline{Q}_n	1.20	2.75	1.35	2.75	1.20	2.90	ns	Figures 1 and 4
t_{PLH} t_{PHL}	Propagation Delay MR to $\overline{\text{TC}}$	2.20	4.60	2.20	4.60	2.20	5.10	ns	
t_{PLH} t_{PHL}	Propagation Delay $D_0/\overline{\text{CET}}$ to $\overline{\text{TC}}$	1.40	3.00	1.40	3.00	1.40	3.30	ns	Figures 1 and 5
t_{PLH} t_{PHL}	Propagation Delay S_n to $\overline{\text{TC}}$	1.70	4.40	1.80	4.40	1.80	4.90	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.70	0.45	1.70	ns	Figures 1 and 3
t_s	Setup Time							ns	Figure 6
	D_3	1.10		1.10		1.10			
	P_n	1.60		1.60		1.60			
	$D_0/\overline{\text{CET}}, \overline{\text{CEP}}$	1.35		1.35		1.35			
	S_n	3.20		3.20		3.20			
	MR (Release Time)	2.50		2.50		2.50			
t_h	Hold Time							ns	Figure 6
	D_3	0.10		0.10		0.10			
	P_n	0		0		0			
	$D_0/\overline{\text{CET}}, \overline{\text{CEP}}$	0.10		0.10		0.10			
	S_n	-1.00		-1.00		-1.00			
$t_{\text{pw}}(\text{H})$	Pulse Width HIGH CP, MR	2.00		2.00		2.00		ns	Figures 3 and 4

Fig. 1 AC Test Circuit




Notes

- VCC, VCCA = + 2 V; VEE = -2.5 V
- L1, L2 and L3 = equal length 50 Ω impedance lines
- RT = 50 Ω terminator internal to scope
- Decoupling 0.1 μ F from GND to VCC and VEE
- All unused outputs are loaded with 50 Ω to GND
- CL = Fixture and stray capacitance \leq 3 pF
- Pin numbers shown are for flatpak; for DIP see logic symbol

3

Fig. 2 Shift Frequency Test Circuit (Shift Left)



Notes

1. For shift right mode +1.05 V is applied at S₀
2. The feedback path from output to input should be as short as possible

Fig. 3 Propagation Delay (Clock) and Transition Times




Fig. 4 Propagation Delay (Reset)




Fig. 5 Propagation Delay (Serial Data, Selects)





Fig. 6 Setup and Hold Time




Notes

- t_s is the minimum time before the transition of the clock that information must be present at the data input
- t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input

F100136


Application

3-Stage Divider, Preset Count Down Mode




Note
If $S_0 = S_1 = S_2 = \text{LOW}$, then $T_C = \text{LOW}$

Slow Expansion Scheme



Fast Expansion Scheme



F100141

8-Bit Shift Register

F100K ECL Product

Description


The F100141 contains eight edge-triggered, D-type flip-flops with individual inputs (P_n) and outputs (Q_n) for parallel operation, and with serial inputs (D_n) and steering logic for bidirectional shifting. The flip-flops accept input data a setup time before the positive-going transition of the clock pulse and their outputs respond a propagation delay after this rising clock edge.

The circuit operating mode is determined by the Select inputs S_0 and S_1 , which are internally decoded to select either "parallel entry", "hold", "shift left" or "shift right" as described in the Truth Table.

Pin Names

CP	Clock Input
S_0, S_1	Select Inputs
D_0, D_7	Serial Inputs
P_0-P_7	Parallel Inputs
Q_0-Q_7	Data Outputs

Logic Symbol




VCC = Pin 6 (9)
VCCA = Pin 7 (10)
VEE = Pin 18 (21)
() = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



3

F100141

Logic Diagram



Truth Table

Function	Inputs					Outputs							
	D7	D0	S1	S0	CP	Q7	Q6	Q5	Q4	Q3	Q2	Q1	Q0
Load Register	X	X	L	L	⌋	P7	P6	P5	P4	P3	P2	P1	P0
Shift Left	X	L	L	H	⌋	Q6	Q5	Q4	Q3	Q2	Q1	Q0	L
Shift Left	X	H	L	H	⌋	Q6	Q5	Q4	Q3	Q2	Q1	Q0	H
Shift Right	L	X	H	L	⌋	L	Q7	Q6	Q5	Q4	Q3	Q2	Q1
Shift Right	H	X	H	L	⌋	H	Q7	Q6	Q5	Q4	Q3	Q2	Q1
Hold	X	X	H	H	X	← No Change →							
Hold	X	X	X	X	H	← No Change →							
Hold	X	X	X	X	L	← No Change →							

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 ⌋ = LOW-to-HIGH transition

DC Characteristics: $V_{EE} = -4.2 \text{ V to } -4.8 \text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_c = 0^\circ\text{C to } +85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current Dn, Pn, Sn CP			220 550	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-238	-170	-119	mA	Inputs Open

*See Family Characteristics for other dc specifications.

F100141

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
f_{shift}	Shift Frequency	275		275		255		MHz	Figures 2 and 3
t_{PLH} t_{PHL}	Propagation Delay CP to Output	0.90	2.40	1.10	2.30	1.10	2.50	ns	Figures 1 and 3
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	
t_s	Setup Time D_n, P_n S_n	0.85 2.20		0.85 2.20		0.85 2.20		ns	Figure 4
t_h	Hold Time D_n, P_n S_n	0.60 0.10		0.60 0.10		0.60 0.10		ns	
$t_{\text{pw(H)}}$	Pulse Width HIGH CP	2.00		2.00		2.00		ns	Figure 3

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
f_{shift}	Shift Frequency	300		300		280		MHz	Figures 2 and 3
t_{PLH} t_{PHL}	Propagation Delay CP to Output	0.90	2.20	1.10	2.10	1.10	2.30	ns	Figures 1 and 3
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.40	0.45	1.30	0.45	1.40	ns	
t_s	Setup Time D_n, P_n S_n	0.75 2.10		0.75 2.10		0.75 2.10		ns	Figure 4
t_h	Hold Time D_n, P_n S_n	0.50 0		0.50 0		0.50 0		ns	
$t_{\text{pw(H)}}$	Pulse Width HIGH CP	2.00		2.00		2.00		ns	Figure 3

Fig. 1 AC Test Circuit




Fig. 2 Shift Frequency Test Circuit (Shift Left)






Fig. 3 Propagation Delay and Transition Times



3

Fig. 4 Setup and Hold Times



Notes

- t_s is the minimum time before the transition of the clock that information must be present at the data input
- t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input

F100142

4 x 4-Bit Content Addressable Memory

F100K ECL Product


Description

The F100142 is a 4 word x 4-bit Content Addressable Memory (CAM). Each word location has its own address select line. Reading or writing is accomplished when the address select line is LOW. In the Read mode, data from the addressed location appears at the Data (Q_n) outputs. In the Write mode, data is stored in the addressed location. A LOW Write Strobe selects the Read mode. Each Data input has its own Mask input that blocks data storage when the Mask is HIGH. The Data input word is simultaneously compared with each of four memory words. If a search compare results in a match, then the match output will go LOW. A HIGH Mask input on any bit forces a match of that bit. Each input has a 50 k Ω (typical) pull-down resistor tied to V_{EE} .

Pin Names

MK₀-MK₃ Data Mask Inputs
 A₀-A₃ Address Inputs
 D₀-D₃ Data Inputs
 \overline{WS} Write Strobe Input
 M₀-M₃ Match Outputs
 Q₀-Q₃ Data Outputs


Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Logic Diagram



F100142

Truth Table

Operation	Inputs				Flip-Flop	Outputs	
	\overline{WS}	A_i	D_j	MK_j	Q_{ij}	M_i	Q_j
	\overline{WS}	A_0 A_1 A_2 A_3	D_0 D_1 D_2 D_3	MK_0 MK_1 MK_2 MK_3		M_0 M_1 M_2 M_3	Q_0 Q_1 Q_2 Q_3
Write Disabled	X	H	X	X	NC	X	L
	X	L	X	H	NC	L	Q_{ijn-1}
	H	L	X	X	NC	X	Q_{ijn-1}
Write	L	L	H	L	H	L	H
	L	L	L	L	L	L	L
Read	H	L	X	X	H	X	H
	H	L	X	X	L	X	L
Match Masked	H	X	X	H	NC	L	X
Match Not Satisfied	H	L	H	L	L	H	L
	H	H	H	L	L	H	L
	H	H	L	L	H	H	L
	H	L	L	L	H	H	H
Match Satisfied	H	L	H	L	H	L	H
	H	H	H	L	H	L	L
	H	H	L	L	L	L	L
	H	L	L	L	L	L	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 NC = No Change from Previous State
 \overline{WS} = Write Strobe
 A_i = Address for ith Word
 D_j = Data for jth Bit

MK_j = Data Mask for jth Bit
 H = Mask
 Q_{ij} = Cell State for ith Word, jth Bit
 M_i = Match Output of ith Word
 L = True
 Q_j = Data Output of jth Bit
 Q_{n-1} = Previous Cell State

F100142

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current All Inputs			200	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-288	-190	-114	mA	Inputs Open

3

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{AD}	Address to Data Out	1.20	4.40	1.20	4.30	1.20	4.50	ns	Figures 2 and 3
t_{DM}	Data In to Match Out Time	1.60	3.70	1.60	3.60	1.60	3.80	ns	Figure 5
t_{MM}	Mask In to "Enable Partial" Match Out Time	1.20	3.90	1.20	3.90	1.20	4.00	ns	
t_{DD}	Data In to New Data Out	1.70	4.40	1.70	4.40	1.70	4.60	ns	Figure 2
t_{WD}	Write to New Data Out	2.50	5.40	2.50	5.20	2.30	5.10	ns	
t_{AM}	Address to Match	2.50	4.60	2.50	4.60	2.50	4.90	ns	
t_{MD}	Mask to Data	2.20	4.90	2.20	4.80	2.20	5.00	ns	
t_{WSM}	\overline{WS} to Match	2.80	4.90	2.80	4.80	2.80	5.10	ns	
t_w	Write Pulse Width	1.30		1.30		1.30		ns	
t_{AS}	Address Setup before Write Time	1.40		1.40		1.40		ns	Figure 1
t_{AH}	Address Hold after Write Time	1.40		1.40		1.40		ns	
t_{DS}	Data In Setup before Write Time	0.60		0.60		0.60		ns	
t_{DH}	Data In Hold after Write Time	1.10		1.10		1.10		ns	
t_{MH}	Mask In Hold Write Time	2.50		2.50		2.50		ns	
t_{MS}	Mask In Setup Write Time	1.10		1.10		1.10		ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.50	2.30	0.50	2.30	0.50	2.30	ns	Figure 2

*See Family Characteristics for other dc specifications.


F100142

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{AD}	Address to Data Out	1.20	4.20	1.20	4.10	1.20	4.30	ns	Figures 2 and 3
t _{DM}	Data In to Match Out Time	1.60	3.50	1.60	3.40	1.60	3.60	ns	Figure 5
t _{MM}	Mask In to "Enable Partial" Match Out Time	1.20	3.70	1.20	3.70	1.20	3.80	ns	
t _{DD}	Data In to New Data Out	1.70	4.20	1.70	4.20	1.70	4.40	ns	Figure 2
t _{WD}	Write to New Data Out	2.50	5.20	2.50	5.00	2.30	4.90	ns	
t _{AM}	Address to Match	2.50	4.40	2.50	4.40	2.50	4.70	ns	
t _{MD}	Mask to Data	2.20	4.70	2.20	4.60	2.20	4.80	ns	
t _{WSM}	$\overline{\text{WS}}$ to Match	2.80	4.70	2.80	4.60	2.80	4.90	ns	
t _W	Write Pulse Width	1.20		1.20		1.20		ns	Figure 1
t _{AS}	Address Setup before Write Time	1.30		1.30		1.30		ns	
t _{AH}	Address Hold after Write Time	1.30		1.30		1.30		ns	
t _{DS}	Data In Setup before Write Time	0.50		0.50		0.50		ns	
t _{DH}	Data In Hold after Write Time	1.00		1.00		1.00		ns	
t _{MH}	Mask In Hold Write Time	2.40		2.40		2.40		ns	
t _{MS}	Mask In Setup Write Time	1.00		1.00		1.00		ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.50	2.20	0.50	2.20	0.50	2.20	ns	Figure 2


Switching Waveforms

Fig. 1 AC Test Circuit



Notes
 $V_{CC}, V_{CCA} = +2\text{ V}, V_{EE} = -2.5\text{ V}$
 $L1, L2$ and $L3 =$ equal length $50\ \Omega$ impedance lines
 $R_T = 50\ \Omega$ terminator internal to scope
 Decoupling $0.1\ \mu\text{F}$ from GND to V_{CC} and V_{EE}
 All unused outputs are loaded with $50\ \Omega$ to GND
 $C_L =$ Fixture and stray capacitance $\leq 3\ \text{pF}$

Fig. 2 Output Rise and Fall Times and Waveforms



3

Fig. 3 Write Mode and Read/Write Mode Waveforms




Fig. 4 Read Mode Waveforms





Fig. 5 Search Mode Waveforms



F100145

16 x 4-Bit Read/Write Register File

F100K ECL Product

Description


The F100145 is a 64-bit register file organized as 16 words of four bits each. Separate address inputs for Read (AR_n) and Write (AW_n) operations reduce overall cycle time by allowing one address to be setting up while the other is being executed. Operating speed is also enhanced by four output latches which store data from the previous read operation while writing is in progress. When both Write Enable (\overline{WE}) inputs are LOW, the circuit is in the Write mode and the latches are in a Hold mode. When either \overline{WE} input is HIGH, the circuit is in the Read mode, but the outputs can be forced LOW by a HIGH signal on either of the Output Enable (\overline{OE}) inputs. This makes it possible to tie one \overline{WE} input and one \overline{OE} input together to serve as an active-LOW Chip Select (\overline{CS}) input. When this wired \overline{CS} input is HIGH, reading will still take place internally and the resulting data will enter the latches and become available as soon as the \overline{CS} signal goes LOW, provided that the other \overline{OE} input is LOW. A HIGH signal on the Master Reset (MR) input overrides all other inputs, clears all cells in the memory, resets the output latches, and forces the outputs LOW.

Pin Names


AR_0 – AR_3	Read Address Inputs
AW_0 – AW_3	Write Address Inputs (Active LOW)
$\overline{WE}_1, \overline{WE}_2$	Read Enable Inputs (Active LOW)
$\overline{OE}_1, \overline{OE}_2$	Output Enable Inputs (Active LOW)
D_0 – D_3	Data Inputs
MR	Master Reset Input
Q_0 – Q_3	Data Outputs

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)




Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

F100145

Logic Symbol and Logic Diagram



Vcc = Pin 6 (9)
 VCCA = Pin 7 (10)
 VEE = Pin 18 (21)
 () = Flatpak



Note that this diagram is provided for understanding of logic operation only. It should not be used for evaluation of propagation delays as many internal functions are achieved more efficiently than indicated.

F100145

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current All Inputs			240	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-247	-170	-119	mA	Inputs Open

*See Family Characteristics for other dc specifications.

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
	Access/Recovery Timing								
t_{AA}	Address Access	2.20	6.70	2.20	6.70	2.20	7.40	ns	Figures 1 and 2a
t_{OR}	Output Recovery	1.00	2.90	1.10	2.90	1.10	3.20	ns	Figures 1 and 2e
t_{OD}	Output Disable	1.00	2.90	1.10	2.90	1.10	3.20	ns	
	Read Timing								
t_{RSA1}	Address Setup	1.10		1.10		1.10		ns	Figures 1 and 2b
t_{WEQ}	Output Delay	2.00	6.10	2.00	6.10	2.00	6.60	ns	
	Output Latch Timing								
t_{RSA2}	Address Setup	4.10		4.10		5.60		ns	Figures 1 and 2c
t_{RHA}	Address Hold	0.10		0.10		0.10		ns	Figures 1 and 2d
	Write Timing								
t_{WSA}	Address Setup	0.10		0.10		0.10		ns	$t_w = 6.0\text{ ns}$ Figures 1 and 3
t_{WHA}	Address Hold	1.10		1.60		1.60		ns	
t_{WSD}	Data Setup	4.10		5.60		8.30		ns	
t_{WHD}	Data Hold	1.10		1.60		1.90		ns	
t_w	Write Pulse Width, LOW	4.60		6.60		11.60		ns	
	Master Reset Timing								
t_M	Reset Pulse Width, LOW	5.60		5.60		7.60		ns	Figures 1 and 4a
t_{MHW}	\overline{WE} Hold to Write	6.30		7.10		10.50		ns	
t_{MQ}	Output Disable	2.80		2.80		3.20		ns	Figures 1 and 4b
t_{TLH}	Transition Time	0.50	2.30	0.50	2.30	0.50	2.30	ns	
t_{THL}	20% to 80%, 80% to 20%								

F100145

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
	Access/Recovery Timing								
t _{AA}	Address Access	2.20	6.50	2.20	6.50	2.20	7.20	ns	Figures 1 and 2a
t _{OR}	Output Recovery	1.00	2.70	1.10	2.70	1.10	3.00	ns	Figures 1 and 2e
t _{OD}	Output Disable	1.00	2.70	1.10	2.70	1.10	3.00	ns	
	Read Timing								
t _{RSA1}	Address Setup	1.00		1.00		1.00		ns	Figures 1 and 2b
t _{WEQ}	Output Delay	2.00	5.90	2.00	5.90	2.00	6.40	ns	
	Output Latch Timing								
t _{RSA2}	Address Setup	4.00		4.00		5.50		ns	Figures 1 and 2c
t _{RHA}	Address Hold	0		0		0		ns	Figures 1 and 2d
	Write Timing								
t _{WSA}	Address Setup	0		0		0		ns	t _w = 6.0 ns Figures 1 and 3
t _{WHA}	Address Hold	1.00		1.50		1.50		ns	
t _{WSD}	Data Setup	4.00		5.50		8.20		ns	
t _{WHD}	Data Hold	1.00		1.50		1.80		ns	
t _w	Write Pulse Width, LOW	4.50		6.50		11.50		ns	
	Master Reset Timing								
t _M	Reset Pulse Width, LOW	5.50		5.50		7.50		ns	Figures 1 and 4a
t _{MHW}	$\overline{\text{WE}}$ Hold to Write	6.20		7.00		10.40		ns	
t _{MQ}	Output Disable	2.60		2.60		3.00		ns	Figures 1 and 4b
t _{T LH}	Transition Time	0.50	2.20	0.50	2.20	0.50	2.20	ns	
t _{T HL}	20% to 80%, 80% to 20%								


Fig. 1 AC Test Circuit




- Notes**
- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
 - L1 and L2 = equal length 50 Ω impedance lines
 - R_T = 50 Ω terminator internal to scope
 - Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
 - All unused outputs are loaded with 50 Ω to GND
 - C_L = Fixture and stray capacitance ≤ 3 pF

Fig. 2 Read Timing


2a Address Access Time (\overline{WE}_1 or $\overline{WE}_2 = \text{HIGH}$;
 $\overline{OE}_1 = \overline{OE}_2 = \text{LOW}$)




2b Address Setup Time before \overline{WE} , to Ensure Minimum Delay (unpulsed $\overline{WE} = \overline{OE}_1 = \overline{OE}_2 = \text{LOW}$)



2c Address Setup Time to Ensure Latching Data from New Address (unpulsed $\overline{WE} = \text{LOW}$)



2d Address Hold Time to Ensure Latching Data from Old Address (unpulsed $\overline{WE} = \text{LOW}$)



2e Output Recovery/Disable Times, \overline{OE} to Q_n (unpulsed $\overline{OE} = \text{LOW}$)




Fig. 3 Write Timing

Address and Data Setup and Hold Times;
Write pulse Width (unpulsed $\overline{WE} = \text{LOW}$)






Fig. 4 Master Reset Timing

4a Reset Pulse Width; \overline{WE} Hold Time for
Subsequent Writing (address already setup,
unpulsed $\overline{WE} = \text{LOW}$)



4b Output Reset Delay, MR to Q_n



3

F100150 Hex D Latch

F100K ECL Product


Description

The F100150 contains six D-type latches with true and complement outputs, a pair of Common Enables (\bar{E}_a and \bar{E}_b), and a common Master Reset (MR). A Q output follows its D input when both \bar{E}_a and \bar{E}_b are LOW. When either \bar{E}_a or \bar{E}_b (or both) are HIGH, a latch stores the last valid data present on its D input before \bar{E}_a or \bar{E}_b went HIGH. The MR input overrides all other inputs and makes the Q outputs LOW.

Pin Names

D_0 - D_5 Data Inputs
 \bar{E}_a, \bar{E}_b Common Enable Inputs (Active LOW)
 MR Asynchronous Master Reset Input
 Q_0 - Q_5 Data Outputs
 \bar{Q}_0 - \bar{Q}_5 Complementary Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Truth Tables (Each Latch)

Latch Operation

Inputs				Outputs
D_n	\bar{E}_a	\bar{E}_b	MR	Q_n
L	L	L	L	L
H	L	L	L	H
X	H	X	L	Latched*
X	X	H	L	Latched*

Asynchronous Operation

Inputs				Outputs
D_n	\bar{E}_a	\bar{E}_b	MR	Q_n
X	X	X	H	L

*Retains data present before \bar{E} positive transition
 H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care

F100150

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current MR D_n \bar{E}_a, \bar{E}_b			450 340 520	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-159	-113	-79	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay D_n to Output (Transparent Mode)	0.45	1.50	0.50	1.40	0.50	1.50	ns	Figures 1 and 2
t_{PLH} t_{PHL}	Propagation Delay \bar{E}_a, \bar{E}_b to Output	0.75	2.05	0.75	1.85	0.75	2.05	ns	
t_{PLH} t_{PHL}	Propagation Delay MR to Output	0.80	2.40	0.90	2.40	0.90	2.60	ns	Figures 1 and 3
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.60	0.45	1.60	ns	Figures 1 and 2
t_s	Setup Time D_0-D_5 MR (Release Time)	0.70 2.10		0.70 2.10		0.70 2.10		ns	Figures 3 and 4
t_h	Hold Time D_0-D_5	0.70		0.70		0.70		ns	Figure 4
$t_{pw(L)}$	Pulse Width LOW \bar{E}_a, \bar{E}_b	2.00		2.00		2.00		ns	Figure 2
$t_{pw(H)}$	Pulse Width HIGH MR	2.00		2.00		2.00		ns	Figure 3

*See Family Characteristics for other dc specifications.

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to } -4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay D_n to Output (Transparent Mode)	0.45	1.30	0.50	1.20	0.50	1.30	ns	Figures 1 and 2
t_{PLH} t_{PHL}	Propagation Delay \bar{E}_a, \bar{E}_b to Output	0.75	1.85	0.75	1.65	0.75	1.85	ns	
t_{PLH} t_{PHL}	Propagation Delay MR to Output	0.80	2.20	0.90	2.20	0.90	2.40	ns	Figures 1 and 3
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.50	0.45	1.50	ns	Figures 1 and 2
t_s	Setup Time $D_0 - D_5$ MR (Release Time)	0.60 2.00		0.60 2.00		0.60 2.00		ns	Figures 3 and 4
t_h	Hold Time $D_0 - D_5$	0.60		0.60		0.60		ns	Figure 4
$t_{pw(L)}$	Pulse Width LOW \bar{E}_a, \bar{E}_b	2.00		2.00		2.00		ns	Figure 2
$t_{pw(H)}$	Pulse Width HIGH MR	2.00		2.00		2.00		ns	Figure 3

Fig. 1 AC Test Circuit



Notes
 $V_{CC}, V_{CCA} = +2\text{ V}$, $V_{EE} = -2.5\text{ V}$
 L1 and L2 = equal length 50 Ω impedance lines
 $R_T = 50\ \Omega$ terminator internal to scope
 Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
 All unused outputs are loaded with 50 Ω to GND
 $C_L =$ Fixture and stray capacitance $\leq 3\text{ pF}$

Fig. 2 Enable Timing




Fig. 3 Reset Timing





Fig. 4 Data Setup and Hold Time

**Notes**

- t_s is the minimum time before the transition of the enable that information must be present at the data input.
- t_h is the minimum time after the transition of the enable that information must remain unchanged at the data input.

F100151 Hex D Flip-Flop

F100K ECL Product


Description

The F100151 contains six D-type edge-triggered, master/slave flip-flops with true and complement outputs, a pair of Common Clock inputs (CP_a and CP_b) and common Master Reset (MR) input. Data enters a master when both CP_a and CP_b are LOW and transfers to the slave when CP_a and CP_b (or both) go HIGH. The MR input overrides all other inputs and makes the Q outputs LOW.

Pin Names

$D_0 - D_5$	Data Inputs
CP_a, CP_b	Common Clock Inputs
MR	Asynchronous Master Reset Input
$Q_0 - Q_5$	Data Outputs
$\overline{Q_0} - \overline{Q_5}$	Complementary Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



3

Truth Tables (Each Flip-flop)

Synchronous Operation

Inputs				Outputs
D_n	CP_a	CP_b	MR	$Q_n(t+1)$
L	\lrcorner	L	L	L
H	\lrcorner	L	L	H
L	L	\lrcorner	L	L
H	L	\lrcorner	L	H
X	H	\lrcorner	L	$Q_n(t)$
X	\lrcorner	H	L	$Q_n(t)$
X	L	L	L	$Q_n(t)$

Asynchronous Operation

Inputs				Outputs
D_n	CP_a	CP_b	MR	$Q_n(t+1)$
X	X	X	H	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 t = Time before CP positive transition
 t+1 = Time after CP positive transition
 \lrcorner = LOW-to-HIGH transition

F100151

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current MR D ₀ -D ₅ CP _a , CP _b			450 225 520	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-210	-155	-98	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
f_{max}	Toggle Frequency	375		375		375		MHz	Figures 2 and 3
t_{PLH} t_{PHL}	Propagation Delay CP _a , CP _b to Output	0.80	2.20	0.80	2.20	0.90	2.40	ns	Figures 1 and 3
t_{PLH} t_{PHL}	Propagation Delay MR to Output	1.20	2.90	1.30	3.00	1.20	3.10	ns	Figures 1 and 4
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.70	0.45	1.80	ns	Figures 1 and 3
t_s	Setup Time D ₀ -D ₅ MR (Release Time)	0.70		0.70		0.70		ns	Figure 5
		2.30		2.30		2.60			Figure 4
t_h	Hold Time D ₀ -D ₅	0.70		0.70		0.70		ns	Figure 5
$t_{pw(H)}$	Pulse Width HIGH CP _a , CP _b , MR	2.00		2.00		2.00		ns	Figures 3 and 4


*See Family Characteristics for other dc specifications.

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
f_{max}	Toggle Frequency	375		375		375		MHz	Figures 2 and 3
t_{PLH} t_{PHL}	Propagation Delay CP _a , CP _b to Output	0.80	2.00	0.80	2.00	0.90	2.20	ns	Figures 1 and 3
t_{PLH} t_{PHL}	Propagation Delay MR to Output	1.20	2.70	1.30	2.80	1.20	2.90	ns	Figures 1 and 4
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.60	0.45	1.70	ns	Figures 1 and 3
t_s	Setup Time D ₀ -D ₅ MR (Release Time)	0.60		0.60		0.60		ns	Figure 5
		2.20		2.20		2.50			Figure 4
t_h	Hold Time D ₀ -D ₅	0.60		0.60		0.60		ns	Figure 5
$t_{\text{pw}}(\text{H})$	Pulse Width HIGH CP _a , CP _b , MR	2.00		2.00		2.00		ns	Figures 3 and 4

*See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

- $V_{CC}, V_{CCA} = +2\text{ V}$, $V_{EE} = -2.5\text{ V}$
- L1 and L2 = equal length 50 Ω impedance lines
- $R_T = 50\ \Omega$ terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance $\leq 3\text{ pF}$

Fig. 2 Toggle Frequency Test Circuit



Notes

- VCC, VCCA = +2 V, VEE = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- RT = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to Vcc and VEE
- All unused outputs are loaded with 50 Ω to GND
- CL = Jig and stray capacitance ≤ 3 pF

Fig. 3 Propagation Delay (Clock) and Transition Times




Fig. 4 Propagation Delay (Reset)





Fig. 5 Setup and Hold Time



Notes
 t_s is the minimum time before the transition of the clock that information must be present at the data input
 t_h is the minimum time after the transition of the clock that information must remain unchanged at the data input

F100155 Quad Multiplexer/Latch

F100K ECL Product


Description

The F100155 contains four transparent latches, each of which can accept and store data from two sources. When both Enable (\bar{E}_n) inputs are LOW, the data that appears at an output is controlled by the Select (S_n) inputs, as shown in the Operating Mode table. In addition to routing data from either D_0 or D_1 , the Select inputs can force the outputs LOW for the case where the latch is transparent (both Enables are LOW) and can steer a HIGH signal from either D_0 or D_1 to an output. The Select inputs can be tied together for applications requiring only that data be steered from either D_0 or D_1 . A positive-going signal on either Enable input latches the outputs. A HIGH signal on the Master Reset (MR) input overrides all the other inputs and forces the Q outputs LOW.

Pin Names

\bar{E}_1, \bar{E}_2	Enable Inputs (Active LOW)
\bar{S}_0, S_1	Select Inputs
MR	Master Reset
$D_{na} - D_{nd}$	Data Inputs
$Q_a - Q_d$	Data Outputs
$\bar{Q}_a - \bar{Q}_d$	Complementary Data Outputs


Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Logic Diagram



Operating Mode Table

Controls				Outputs
\bar{E}_1	\bar{E}_2	S_1	\bar{S}_0	Q_n
H	X	X	X	Latched*
X	H	X	X	Latched*
L	L	L	L	D_{0x}
L	L	H	L	$D_{0x} + D_{1x}$
L	L	L	H	L
L	L	H	H	D_{1x}

*Stores data present before \bar{E} went HIGH
 H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care

Truth Table

Inputs							Outputs	
MR	\bar{E}_1	\bar{E}_2	S_1	\bar{S}_0	D_{1x}	D_{0x}	\bar{Q}_x	Q_x
H	X	X	X	X	X	X	H	L
L	L	L	H	H	H	X	L	H
L	L	L	H	H	L	X	H	L
L	L	L	L	L	X	H	L	H
L	L	L	L	L	X	L	H	L
L	L	L	L	H	X	X	H	L
L	L	L	H	L	X	X	L	H
L	L	L	H	L	L	L	H	L
L	H	X	X	X	X	X	Latched*	Latched*
L	X	H	X	X	X	X	Latched*	Latched*

F100155

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}$ *

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current					$V_{IN} = V_{IH(max)}$
	$\overline{S_0}, S_1$			220	μA	
	$\overline{E_1}, \overline{E_2}$			350		
	$D_{na}-D_{nd}$			340		
MR			430			
I_{EE}	Power Supply Current	-133	-95	-66	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay $D_{na}-D_{nd}$ to Output (Transparent Mode)	0.50	1.90	0.60	1.85	0.50	1.90	ns	Figures 1 and 2
t_{PLH} t_{PHL}	Propagation Delay $\overline{S_0}, S_1$ to Output (Transparent Mode)	1.50	3.50	1.50	3.40	1.50	3.50	ns	
t_{PLH} t_{PHL}	Propagation Delay $\overline{E_1}, \overline{E_2}$ to Output	0.90	2.50	1.00	2.40	1.00	2.50	ns	
t_{PLH} t_{PHL}	Propagation Delay MR to Output	0.90	3.00	0.90	2.90	0.90	3.00	ns	Figures 1 and 3
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.60	2.30	0.60	2.20	0.45	2.30	ns	Figures 1 and 2
t_s	Setup Time $D_{na}-D_{nd}$	0.90		0.90		0.90		ns	Figure 4
	$\overline{S_0}, S_1$	2.40		2.40		2.70			Figure 3
	MR (Release Time)	1.50		1.50		1.50			
t_h	Hold Time $D_{na}-D_{nd}$	0.40		0.40		0.40		ns	Figure 4
	$\overline{S_0}, S_1$	-0.70		-0.70		-0.70			
$t_{pw(L)}$	Pulse Width LOW $\overline{E_1}, \overline{E_2}$	2.00		2.00		2.00		ns	Figure 2
$t_{pw(H)}$	Pulse Width HIGH MR	2.00		2.00		2.00		ns	Figure 3

*See Family characteristics for other dc specifications


F100155

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay $D_{na} - D_{nd}$ to Output (Transparent Mode)	0.50	1.70	0.60	1.65	0.50	1.70	ns	Figures 1 and 2
t_{PLH} t_{PHL}	Propagation Delay \overline{S}_0, S_1 to Output (Transparent Mode)	1.50	3.30	1.50	3.20	1.50	3.30	ns	
t_{PLH} t_{PHL}	Propagation Delay $\overline{E}_1, \overline{E}_2$ to Output	0.90	2.30	1.00	2.20	1.00	2.30	ns	
t_{PLH} t_{PHL}	Propagation Delay MR to Output	0.90	2.80	0.90	2.70	0.90	2.80	ns	Figures 1 and 3
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.60	2.20	0.60	2.10	0.45	2.20	ns	Figures 1 and 2
t_s	Setup Time $D_{na} - D_{nd}$	0.80		0.80		0.80		ns	Figure 4
	\overline{S}_0, S_1	2.30		2.30		2.60			Figure 3
	MR (Release Time)	1.40		1.40		1.40			
t_h	Hold Time $D_{na} - D_{nd}$	0.30		0.30		0.30		ns	Figure 4
	\overline{S}_0, S_1	-0.80		-0.80		-0.80			
$t_{pw(L)}$	Pulse Width LOW $\overline{E}_1, \overline{E}_2$	2.00		2.00		2.00		ns	Figure 2
$t_{pw(H)}$	Pulse Width HIGH MR	2.00		2.00		2.00		ns	Figure 3

3

Fig. 1 AC Test Circuit



Notes

- VCC, VCCA = +2 V, VEE = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- RT = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to VCC and VEE
- All unused outputs are loaded with 50 Ω to GND
- CL = Fixture and stray capacitance ≤ 3 pF
- Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Enable Timing




Fig. 3 Reset Timing





Fig. 4 Setup and Hold Times



Notes

- t_s is the minimum time before the transition of the enable that information must be present at the data input
- t_h is the minimum time after the transition of the enable that information must remain unchanged at the data input

F100156 Mask-Merge/Latch

F100K ECL Product

Description


The F100156 merges two 4-bit words to form a 4-bit output word. The AM_n enable allows the merge of A into B by one, two or three places (per the AS_n value) from the left. The BM_n enable similarly allows the merge of B into A from the left (per the BS_n value). The B merge overrides the A merge when both are enabled. This means A first merges into B and B then merges into the A merge. If the B address is equal to or greater than the A address, then outputs are forced to B.

The merge outputs feed four latches, which have a common enable (\bar{E}) input. All inputs have a 50 k Ω (typical) pull-down resistor tied to V_{EE} . All four outputs do not have pull-down resistors; they have wired-OR capability and will require external resistors.

Pin Names

\bar{E}	Latch Enable Input (Active LOW)
A_0 - A_3	A Data Inputs
B_0 - B_3	B Data Inputs
AM_0 , AM_1	A Merge Enable Inputs
BM_0 , BM_1	B Merge Enable Inputs
AS_0 , AS_1	A Address Inputs
BS_0 , BS_1	B Address Inputs
Q_0 - Q_3	Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Note


When \bar{E} is HIGH, Q_n outputs do not change.
 When \bar{E} is LOW, $Q_n = A$ or B depending on which is selected.

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Logic Diagram



F100156

Truth Table

Inputs									Outputs				Remarks
Merge Enables				Addresses				\bar{E}					
BM ₁	BM ₀	AM ₁	AM ₀	BS ₁	BS ₀	AS ₁	AS ₀		Q ₀	Q ₁	Q ₂	Q ₃	
X	X	H	X	X	X	X	X	L	B ₀	B ₁	B ₂	B ₃	Select B
H	X	X	X	X	X	X	X	L	B ₀	B ₁	B ₂	B ₃	
L	L	L	L	X	X	X	X	L	A ₀	A ₁	A ₂	A ₃	Select A
L	L	L	H	X	X	L	L	L	B ₀	B ₁	B ₂	B ₃	Merge A → B
L	L	L	H	X	X	L	H	L	A ₀	B ₁	B ₂	B ₃	
L	L	L	H	X	X	H	L	L	A ₀	A ₁	B ₂	B ₃	
L	L	L	H	X	X	H	H	L	A ₀	A ₁	A ₂	B ₃	
L	H	L	L	L	L	X	X	L	A ₀	A ₁	A ₂	A ₃	Merge B → A
L	H	L	L	L	H	X	X	L	B ₀	A ₁	A ₂	A ₃	
L	H	L	L	H	L	X	X	L	B ₀	B ₁	A ₂	A ₃	
L	H	L	L	H	H	X	X	L	B ₀	B ₁	B ₂	A ₃	
L	H	L	H	L	L	L	H	L	A ₀	B ₁	B ₂	B ₃	Merge A → B
L	H	L	H	L	L	H	L	L	A ₀	A ₁	B ₂	B ₃	
L	H	L	H	L	L	H	H	L	A ₀	A ₁	A ₂	B ₃	
L	H	L	H	L	H	H	L	L	B ₀	A ₁	B ₂	B ₃	Merge A → B then Merge B → A
L	H	L	H	L	H	H	H	L	B ₀	A ₁	A ₂	B ₃	
L	H	L	H	L	H	H	H	L	B ₀	B ₁	B ₂	B ₃	B Address ≥ A Address
L	H	L	H	H	H	H	L	L	B ₀	B ₁	B ₂	B ₃	
L	H	L	H	H	H	L	H	L	B ₀	B ₁	B ₂	B ₃	
L	H	L	H	H	H	L	L	L	B ₀	B ₁	B ₂	B ₃	
L	H	L	H	H	L	H	L	L	B ₀	B ₁	B ₂	B ₃	
L	H	L	H	H	L	L	H	L	B ₀	B ₁	B ₂	B ₃	
L	H	L	H	L	H	L	L	L	B ₀	B ₁	B ₂	B ₃	
L	H	L	H	L	H	L	L	L	B ₀	B ₁	B ₂	B ₃	
L	H	L	H	L	L	L	L	L	B ₀	B ₁	B ₂	B ₃	
L	H	L	H	L	L	L	L	L	B ₀	B ₁	B ₂	B ₃	
X	X	X	X	X	X	X	X	H	Q ₀	Q ₁	Q ₂	Q ₃	Latch
Before Start	At Start	After End	At End										

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care

F100156

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current $A_n, B_n, BM_n, AM_n,$ BS_n, AS_n, \bar{E}			265	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-235	-161	-107	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay A_n, B_n to Outputs (Transparent Mode)	0.45	1.90	0.50	1.80	0.50	2.00	ns	Figures 1 and 2
t_{PLH} t_{PHL}	Propagation Delay \bar{E} to Outputs	1.00	2.50	1.00	2.40	1.00	2.50	ns	
t_{PLH} t_{PHL}	Propagation Delay AM_n, BM_n, AS_n, BS_n to Outputs (Transparent Mode)	1.20	3.70	1.20	3.70	1.20	3.80	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.90	0.45	1.80	0.45	1.90	ns	
t_s	Setup Time A_n, B_n AM_n, BM_n, AS_n, BS_n	0.80 2.90		0.80 2.90		0.80 2.90		ns	Figure 3
t_h	Hold Time A_n, B_n AM_n, BM_n, AS_n, BS_n	2.10 0.80		2.10 0.80		2.10 0.80		ns	
$t_{pw(L)}$	Pulse Width LOW \bar{E}	2.00		2.00		2.00		ns	Figure 2

*See Family Characteristics for other dc specifications


3

F100156

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A _n , B _n to Outputs (Transparent Mode)	0.45	1.70	0.50	1.60	0.50	1.80	ns	Figures 1 and 2
t _{PLH} t _{PHL}	Propagation Delay \bar{E} to Outputs	1.00	2.30	1.00	2.20	1.00	2.30	ns	
t _{PLH} t _{PHL}	Propagation Delay AM _n , BM _n , AS _n , BS _n to Outputs (Transparent Mode)	1.20	3.50	1.20	3.50	1.20	3.60	ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.70	0.45	1.80	ns	
t _s	Setup Time A _n , B _n AM _n , BM _n , AS _n , BS _n	0.70		0.70		0.70		ns	Figure 3
		2.80		2.80		2.80			
t _h	Hold Time A _n , B _n AM _n , BM _n , AS _n , BS _n	2.00		2.00		2.00		ns	
		0.70		0.70		0.70			
t _{pw(L)}	Pulse Width LOW \bar{E}	2.00		2.00		2.00		ns	Figure 2

Fig. 1 AC Test Circuit



Notes

- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- R_T = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance ≤ 3 pF
- Pin numbers shown are for flatpak; for DIP see logic symbol

3

Fig. 2 Enable Timing





Fig. 3 Data Setup and Hold Times**Notes**

- t_s is the minimum time before the transition of the enable that information must be present at the designated input
 t_h is the minimum time after the transition of the enable that information must remain unchanged at the designated input

F100158

8-Bit Shift Matrix

F100K ECL Product


Description

The F100158 contains a combinatorial network which performs the function of an 8-bit shift matrix. Three control lines (S_n) are internally decoded and define the number of places which an 8-bit word present at the inputs (D_n) is shifted to the left and presented at the outputs (Z_n). A Mode Control input (M) is provided which, if LOW, forces LOW all outputs to the right of the one that contains D_7 . This operation is sometimes referred to as *LOW backfill*. If M is HIGH, an end-around shift is performed such that D_0 appears at the output to the right of the one that contains D_7 . This operation is commonly referred to as *barrel shifting*.

Pin Names

D_0 - D_7	Data Inputs
S_0 - S_2	Select Inputs
M	Mode Control Input
Z_0 - Z_7	Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 5 (8), 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



F100158

Logic Diagram



Truth Table

Inputs				Outputs							
M	S ₀	S ₁	S ₂	Z ₀	Z ₁	Z ₂	Z ₃	Z ₄	Z ₅	Z ₆	Z ₇
X	L	L	L	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇
L	H	L	L	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	L
L	L	H	L	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	L	L
L	H	H	L	D ₃	D ₄	D ₅	D ₆	D ₇	L	L	L
L	L	L	H	D ₄	D ₅	D ₆	D ₇	L	L	L	L
L	H	L	H	D ₅	D ₆	D ₇	L	L	L	L	L
L	L	H	H	D ₆	D ₇	L	L	L	L	L	L
L	H	H	H	D ₇	L	L	L	L	L	L	L
H	H	L	L	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₀
H	L	H	L	D ₂	D ₃	D ₄	D ₅	D ₆	D ₇	D ₀	D ₁
H	H	H	L	D ₃	D ₄	D ₅	D ₆	D ₇	D ₀	D ₁	D ₂
H	L	L	H	D ₄	D ₅	D ₆	D ₇	D ₀	D ₁	D ₂	D ₃
H	H	L	H	D ₅	D ₆	D ₇	D ₀	D ₁	D ₂	D ₃	D ₄
H	L	H	H	D ₆	D ₇	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅
H	H	H	H	D ₇	D ₀	D ₁	D ₂	D ₃	D ₄	D ₅	D ₆

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

F100158

3

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current All Inputs			220	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-205	-140	-95	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay D_n to Output	1.10	2.80	1.10	2.70	1.10	2.80	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay M to Output	1.15	4.20	1.25	4.20	1.15	4.20	ns	
t_{PLH} t_{PHL}	Propagation Delay S_n to Output	1.70	4.20	1.70	4.20	1.70	4.20	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.50	2.30	0.50	2.30	0.50	2.30	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay D_n to Output	1.10	2.60	1.10	2.50	1.10	2.60	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay M to Output	1.15	4.00	1.25	4.00	1.15	4.00	ns	
t_{PLH} t_{PHL}	Propagation Delay S_n to Output	1.70	4.00	1.70	4.00	1.70	4.00	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.50	2.20	0.50	2.20	0.50	2.20	ns	

*See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- R_T = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance ≤ 3 pF
- Pin numbers shown are for flatpak; for DIP refer to logic symbol

Fig. 2 Propagation Delay and Transition Times



Applications


The following technique uses two ranks of F100158s to shift a 64-bit word from 0 to 63 places. Although two stage delays are required (one for each rank), the total shift takes only about 4 ns. This technique performs a bit shift on each 8-bit byte in the first rank and then a modulo-8 byte shift on the 64 bit word in the second rank.

Basic 16-Bit 0-7 Place Shifter

Figure 3 shows the basic 0-7 place shift technique which can be expanded to accommodate any word

length. Each 8-bit byte requires a pair of F100158s operating in the LOW backfill mode. The address lines for each pair of ICs are driven out of phase by three OR gates. Inputs for the two ICs are taken from two bytes transposed in order; outputs are transposed and emitter-OR tied. One device shifts right from location 0 and the other shifts left from location 7. The bits shifted off one pair are picked up by the next pair of F100158s or — in the case of the last one in the rank — returned to the first device. The net result is a 0-7 place shift of the entire word.

Fig. 3 Basic 16-Bit 0-7 Place Shifter



Expanding to 64-Bit Word and 64-Place Shift


The basic 0-7 place shift technique can be expanded to accommodate a 64-bit word shifted from 0 to 63 places, however, two ranks of F100158s are required (Figure 4). The first rank is identical to the one illustrated in Figure 3 except it contains a total of 16 devices. The second rank consists of eight additional F100158s connected in the modulo-8 configuration shown in Figure 5.

The modulo-8 rank is used to simulate an 8-bit simultaneous shift since the F100158 cannot shift in 8-bit jumps. The modulo-8 configuration is achieved by wiring the first rank and the output device to the second rank as illustrated in Figure 5. The LSB of each output byte in the first rank is wired to one of the eight inputs of

the first F100158 in the second rank. The next least significant bit of each first-rank F100158 pair, however, is connected to the inputs of the second F100158 in the second rank. The other first-ranked outputs are connected in a similar fashion to the remainder of the second-rank inputs. Ultimately, the outputs of the second rank must then be connected to reform the final usable 64-bit word so that the bits are again ordered from 0-63.


The effect is that each single-location shift in the second rank appears to be an eight place shift in the final word due to the way the inputs and outputs of the second rank are connected. The combination of the two ranks produces the 64-place shift of the entire word.

Fig. 4 64-Bit 0—Place Barrel Shifter



F100158

Fig. 5 Modulo-8 Shift



3

F100160

Dual Parity

Checker/Generator

F100K ECL Product


Description

The F100160 is a dual parity checker/generator. Each half has nine inputs; the output is HIGH when an even number of inputs are HIGH. One of the nine inputs (I_a or I_b) has the shorter through-put delay and is therefore preferred as the expansion input for generating parity for 16 or more bits. The F100160 also has a Compare (\overline{C}) output which allows the circuit to compare two 8-bit words. The \overline{C} output is LOW when the two words match, bit for bit.

Pin Names

I_a, I_b, I_{na}, I_{nb} Data Inputs
 Z_a, Z_b Parity Odd Outputs
 \overline{C} Compare Output

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



3

Truth Table (Each Half)

Sum of HIGH Inputs	Output Z
Even	HIGH
Odd	LOW

Comparator Function

$$\bar{C} = (I_{0a} \oplus I_{1a}) + (I_{2a} \oplus I_{3a}) + (I_{4a} \oplus I_{5a}) + (I_{6a} \oplus I_{7a}) + (I_{0b} \oplus I_{1b}) + (I_{2b} \oplus I_{3b}) + (I_{4b} \oplus I_{5b}) + (I_{6b} \oplus I_{7b})$$

F100160

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current I_a, I_b I_{na}, I_{nb}			340 240	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-115	-82	-57	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay I_{na}, I_{nb} to Z_a, Z_b	1.30	4.30	1.30	4.10	1.30	4.30	ns	<i>Figures 1 and 2</i>
tPLH tPHL	Propagation Delay I_{na}, I_{nb} to \bar{C}	1.20	3.30	1.20	3.10	1.20	3.30	ns	
tPLH tPHL	Propagation Delay I_{na}, I_{nb} to Z_a, Z_b	0.50	1.60	0.50	1.50	0.50	1.60	ns	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.50	0.45	1.60	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay I_{na}, I_{nb} to Z_a, Z_b	1.30	4.10	1.30	3.90	1.30	4.10	ns	<i>Figures 1 and 2</i>
tPLH tPHL	Propagation Delay I_{na}, I_{nb} to \bar{C}	1.20	3.10	1.20	2.90	1.20	3.10	ns	
tPLH tPHL	Propagation Delay I_a, I_b to Z_a, Z_b	0.50	1.40	0.50	1.30	0.50	1.40	ns	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	


*See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



Notes
 $V_{CC}, V_{CCA} = +2\ \text{V}, V_{EE} = -2.5\ \text{V}$
 $L1$ and $L2$ = equal length $50\ \Omega$ impedance lines
 $R_T = 50\ \Omega$ terminator internal to scope
 Decoupling $0.1\ \mu\text{F}$ from GND to V_{CC} and V_{EE}
 All unused outputs are loaded with $50\ \Omega$ to GND
 C_L = Fixture and stray capacitance $\leq 3\ \text{pF}$
 Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100163

Dual 8-Input Multiplexer

F100K ECL Product


Description

The F100163 is a dual 8-input multiplexer. The Data Select (S_n) inputs determine which bit (A_n and B_n) will be presented at the outputs (Z_a and Z_b respectively). The same bit (0-7) will be selected for both the Z_a and Z_b output.

Pin Names

$S_0 - S_2$ Data Select Inputs
 $A_0 - A_7$ A Data Inputs
 $B_0 - B_7$ B Data Inputs
 Z_a, Z_b Data Outputs

Logic Symbol




VCC = Pin 6 (9)
VCCA = Pin 7 (10)
VEE = Pin 18 (21)
() = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



3

Truth Table

Inputs											Outputs	
Select			Data								Z _a	Z _b
S ₂	S ₁	S ₀	A ₇ B ₇	A ₆ B ₆	A ₅ B ₅	A ₄ B ₄	A ₃ B ₃	A ₂ B ₂	A ₁ B ₁	A ₀ B ₀		
L	L	L								L	L	
L	L	L								H	H	
L	L	H							L		L	
L	L	H							H		H	
L	H	L						L			L	
L	H	L						H			H	
L	H	H					L				L	
L	H	H					H				H	
H	L	L				L					L	
H	L	L				H					H	
H	L	H			L						L	
H	L	H			H						H	
H	H	L		L							L	
H	H	L		H							H	
H	H	H	L								L	
H	H	H	H								H	

H = HIGH Voltage Level
 L = LOW Voltage Level
 Blank = X = Don't Care

F100163

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current S_n A_n, B_n			265 340	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-153	-110	-76	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay A_0-A_7, B_0-B_7 to Output	0.55	1.65	0.60	1.70	0.65	1.80	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay S_0-S_2 to Output	1.10	2.80	1.10	2.80	1.20	3.10	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.50	1.85	0.55	1.80	0.50	1.80	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay A_0-A_7, B_0-B_7 to Output	0.55	1.45	0.60	1.50	0.65	1.60	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay S_0-S_2 to Output	1.10	2.60	1.10	2.60	1.20	2.90	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.50	1.75	0.55	1.70	0.50	1.70	ns	


*See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



- Notes**
 VCC, VCCA = +2 V, VEE = -2.5 V
 L1 and L2 = equal length 50 Ω impedance lines
 RT = 50 Ω terminator internal to scope
 Decoupling 0.1 μF from GND to VCC and VEE
 All unused outputs are loaded with 50 Ω to GND
 CL = Fixture and stray capacitance ≤ 3 pF
 Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100164

16-Input Multiplexer

F100K ECL Product


Description

The F100164 is a 16-input multiplexer. Data paths are controlled by four Select lines (S_0 – S_3). Their decoding is shown in the truth table. Output data polarity is the same as the selected input data.

Pin Names

I_0 – I_{15} Data Inputs
 S_0 – S_3 Select Inputs
 Z Data Output

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



F100164

Logic Diagram



3

Truth Table

Select Inputs				Output
S ₀	S ₁	S ₂	S ₃	Z
L	L	L	L	I ₀
H	L	L	L	I ₁
L	H	L	L	I ₂
H	H	L	L	I ₃
L	L	H	L	I ₄
H	L	H	L	I ₅
L	H	H	L	I ₆
H	H	H	L	I ₇
L	L	L	H	I ₈
H	L	L	H	I ₉
L	H	L	H	I ₁₀
H	H	L	H	I ₁₁
L	L	H	H	I ₁₂
H	L	H	H	I ₁₃
L	H	H	H	I ₁₄
H	H	H	H	I ₁₅

H = HIGH Voltage Level
L = LOW Voltage Level

F100164

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current I_n S_0, S_1 S_2, S_3			280 240 200	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-105	-70	-49	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay I_0 - I_{15} to Output	0.80	2.20	0.90	2.35	0.90	2.55	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay S_0, S_1 to Output	1.45	3.10	1.45	3.20	1.55	3.60	ns	
t_{PLH} t_{PHL}	Propagation Delay S_2, S_3 to Output	1.10	2.45	1.10	2.50	1.20	2.80	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.70	0.45	1.70	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay I_0 - I_{15} to Output	0.80	2.00	0.90	2.15	0.90	2.35	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay S_0, S_1 to Output	1.45	2.90	1.45	3.00	1.55	3.40	ns	
t_{PLH} t_{PHL}	Propagation Delay S_2, S_3 to Output	1.10	2.25	1.10	2.30	1.20	2.60	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.60	0.45	1.60	ns	


*See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



Notes
 $V_{CC}, V_{CCA} = +2\text{ V}, V_{EE} = -2.5\text{ V}$
 $L1$ and $L2$ = equal length $50\ \Omega$ impedance lines
 $R_T = 50\ \Omega$ terminator internal to scope
 Decoupling $0.1\ \mu\text{F}$ from GND to V_{CC} and V_{EE}
 All unused outputs are loaded with $50\ \Omega$ to GND
 C_L = Fixture and stray capacitance $\leq 3\ \text{pF}$
 Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100165 Universal Priority Encoder

F100K ECL Product

Description


The F100165 contains eight input latches with a common Enable (\bar{E}) followed by encoding logic which generates the binary address of the highest priority input having a HIGH signal. The circuit operates as a dual 4-input encoder when the Mode Control (M) input is LOW, and as a signal 8-input encoder when M is HIGH. In the 8-input mode, Q_0 , Q_1 and Q_2 are the relevant outputs, I_0 is the highest priority input and GS_1 is the relevant Group Signal output. In the dual mode, Q_0 , Q_1 and GS_1 operate with I_0 - I_3 . Q_2 , Q_3 and GS_2 operate with I_4 - I_7 . A GS output goes LOW when its pertinent inputs are all LOW.

Inputs are latched when \bar{E} goes HIGH. A HIGH signal on the Output Enable (\overline{OE}) input forces all Q outputs LOW and GS outputs HIGH. Expansion to accommodate more inputs can be done by connecting the GS output of a higher priority group to the \overline{OE} input of the next lower priority group.

Pin Names

I_0 - I_7	Data Inputs
\bar{E}	Enable Input (Active LOW)
\overline{OE}	Output Enable Input (Active LOW)
M	Mode Control Input
GS_1 - GS_2	Group Signal Outputs
Q_0 - Q_3	Data Outputs
\bar{Q}_0 - \bar{Q}_3	Complementary Data Outputs


Logic Symbol




VCC = Pin 6 (9)
VCCA = Pin 7 (10)
VEE = Pin 18 (21)
() = Flatpak

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Logic Diagram



F100165

Truth Table

Inputs											Outputs					
\overline{E}	\overline{OE}	M	I ₀	I ₁	I ₂	I ₃	I ₄	I ₅	I ₆	I ₇	Q ₀	Q ₁	Q ₂	Q ₃	GS ₁	GS ₂
L	L	L	H	X	X	X					L	L			H	
L	L	L	L	H	X	X					H	L			H	
L	L	L	L	L	H	X					L	H			H	
L	L	L	L	L	L	H					H	H			H	
L	L	L	L	L	L	L					L	L			L	
L	L	L					H	X	X	X			L	L		H
L	L	L					L	H	X	X			H	L		H
L	L	L					L	L	H	X			L	H		H
L	L	L					L	L	L	H			H	H		H
L	L	L					L	L	L	L			L	L		L
L	L	H	H	X	X	X	X	X	X	X	L	L	L	L	H	H
L	L	H	L	H	X	X	X	X	X	X	H	L	L	L	H	H
L	L	H	L	L	H	X	X	X	X	X	L	H	L	L	H	H
L	L	H	L	L	L	L	H	X	X	X	L	L	H	L	H	H
L	L	H	L	L	L	L	L	H	X	X	L	H	H	L	H	H
L	L	H	L	L	L	L	L	L	H	X	H	H	H	L	H	H
L	L	H	L	L	L	L	L	L	L	H	L	L	L	L	L	H
X	H	X	X	X	X	X	X	X	X	X	L	L	L	L	H	H
H	L	L	X	X	X	X	X	X	X	X	Given by I ₀ -I ₇ when \overline{E} was LOW and M = L					
H	L	H	X	X	X	X	X	X	X	X	Given by I ₀ -I ₇ when \overline{E} was LOW and M = H					

H = HIGH Voltage Level
 L = LOW Voltage Level
 Blank = X = Don't Care

DC Characteristics: V_{EE} = -4.2 V to -4.8 V unless otherwise specified, V_{CC} = V_{CCA} = GND, T_C = 0°C to +85°C*

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I _{IH}	Input HIGH Current All Inputs			230	μA	V _{IN} = V _{IH(max)}
I _{EE}	Power Supply Current	-200	-140	-77	mA	Inputs Open

*See Family Characteristics for other dc specifications.

F100165

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay I ₀ -I ₇ to Q ₀ -Q ₃ , $\overline{Q_0}$ - $\overline{Q_3}$ (Transparent Mode)	1.10	4.10	1.10	4.10	1.10	4.60	ns	Figures 1 and 3
t _{PLH} t _{PHL}	Propagation Delay I ₀ -I ₇ to GS ₁ -GS ₂ (Transparent Mode)	1.30	3.90	1.30	3.90	1.30	4.20	ns	
t _{PLH} t _{PHL}	Propagation Delay \overline{OE} to Q ₀ -Q ₃ , $\overline{Q_0}$ - $\overline{Q_3}$	1.00	3.00	1.00	3.00	1.10	3.30	ns	Figures 1 and 2
t _{PLH} t _{PHL}	Propagation Delay \overline{OE} to GS ₁ -GS ₂	1.10	2.60	1.10	2.60	1.20	2.80	ns	
t _{PLH} t _{PHL}	Propagation Delay M to Q ₀ -Q ₃ , $\overline{Q_0}$ - $\overline{Q_3}$	0.90	3.60	1.00	3.60	1.00	3.80	ns	
t _{PLH} t _{PHL}	Propagation Delay \overline{E} to Q ₀ -Q ₃ , $\overline{Q_0}$ - $\overline{Q_3}$	1.50	4.70	1.50	4.60	1.50	5.00	ns	Figures 1 and 3
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.40	0.45	1.50	ns	Figures 1, 2 and 3
t _s	Setup Time I ₀ -I ₇	1.00		0.90		1.00		ns	Figure 4
t _h	Hold Time I ₀ -I ₇	1.20		1.20		1.20		ns	

F100165

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay I ₀ -I ₇ to Q ₀ -Q ₃ , $\overline{Q_0}$ - $\overline{Q_3}$ (Transparent Mode)	1.10	3.90	1.10	3.90	1.10	4.40	ns	Figures 1 and 3
t _{PLH} t _{PHL}	Propagation Delay I ₀ -I ₇ to GS ₁ -GS ₂ (Transparent Mode)	1.30	3.70	1.30	3.70	1.30	4.00	ns	
t _{PLH} t _{PHL}	Propagation Delay \overline{OE} to Q ₀ -Q ₃ , $\overline{Q_0}$ - $\overline{Q_3}$	1.00	2.80	1.00	2.80	1.10	3.10	ns	Figures 1 and 2
t _{PLH} t _{PHL}	Propagation Delay \overline{OE} to GS ₁ -GS ₂	1.10	2.40	1.10	2.40	1.20	2.60	ns	
t _{PLH} t _{PHL}	Propagation Delay M to Q ₀ -Q ₃ , $\overline{Q_0}$ - $\overline{Q_3}$	0.90	3.40	1.00	3.40	1.00	3.60	ns	
t _{PLH} t _{PHL}	Propagation Delay \overline{E} to Q ₀ -Q ₃ , $\overline{Q_0}$ - $\overline{Q_3}$	1.50	4.50	1.50	4.40	1.50	4.80	ns	Figures 1 and 3
t _{T LH} t _{T HL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.40	0.45	1.30	0.45	1.40	ns	Figures 1, 2 and 3
t _s	Setup Time I ₀ -I ₇	0.90		0.80		0.90		ns	Figure 4
t _h	Hold Time I ₀ -I ₇	1.10		1.10		1.10		ns	

Fig. 1 AC Test Circuit



Notes

- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- R_T = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance ≤ 3 pF
- Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay (M, OE) and Transition Times




Fig. 3 Enable Timing





Fig. 4 Setup and Hold Times



Notes

t_s is the minimum time before the transition of the enable that information must be present at the data input

t_h is the minimum time after the transition of the enable that information must remain unchanged at the data input

F100166

9-Bit Comparator

F100K ECL Product


Description

The F100166 is a 9-bit magnitude comparator which compares the arithmetic value of two 9-bit words and indicates whether one word is greater than, or equal to, the other. Other functions can be generated by the wire-OR of the outputs.

Pin Names

A ₀ - A ₈	A Data Inputs
B ₀ - B ₈	B Data Inputs
A > B	A Greater than B Output
B > A	B Greater than A Output
A = B	Complement A Equal to B Output (Active LOW)

Logic Symbol




V_{CC} = Pin 6 (9)
V_{CCA} = Pin 7 (10)
V_{EE} = Pin 18 (21)
() = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



F100166

Logic Diagram



Truth Table

Inputs									Outputs		
A ₈ B ₈	A ₇ B ₇	A ₆ B ₆	A ₅ B ₅	A ₄ B ₄	A ₃ B ₃	A ₂ B ₂	A ₁ B ₁	A ₀ B ₀	A > B	B > A	A = B
H L									H	L	H
L H									L	H	H
A ₈ = B ₈	H L								H	L	H
A ₈ = B ₈	L H								L	H	H
A ₈ = B ₈	A ₇ = B ₇	H L							H	L	H
A ₈ = B ₈	A ₇ = B ₇	L H							L	H	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	H L						H	L	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	L H						L	H	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	A ₅ = B ₅	H L					H	L	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	A ₅ = B ₅	L H					L	H	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	A ₅ = B ₅	A ₄ = B ₄	H L				H	L	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	A ₅ = B ₅	A ₄ = B ₄	L H				L	H	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	A ₅ = B ₅	A ₄ = B ₄	A ₃ = B ₃	H L			H	L	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	A ₅ = B ₅	A ₄ = B ₄	A ₃ = B ₃	L H			L	H	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	A ₅ = B ₅	A ₄ = B ₄	A ₃ = B ₃	A ₂ = B ₂	H L		H	L	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	A ₅ = B ₅	A ₄ = B ₄	A ₃ = B ₃	A ₂ = B ₂	L H		L	H	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	A ₅ = B ₅	A ₄ = B ₄	A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	H L	H	L	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	A ₅ = B ₅	A ₄ = B ₄	A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	L H	L	H	H
A ₈ = B ₈	A ₇ = B ₇	A ₆ = B ₆	A ₅ = B ₅	A ₄ = B ₄	A ₃ = B ₃	A ₂ = B ₂	A ₁ = B ₁	A ₀ = B ₀	L	L	L

H = HIGH Voltage Level L = LOW Voltage Level Blank = Don't Care

F100166

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current All Inputs			250	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-238	-170	-119	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	1.40	3.50	1.40	3.50	1.40	3.90	ns	<i>Figures 1 and 2</i>
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.55	0.45	1.50	0.45	1.50	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Output	1.40	3.30	1.40	3.30	1.40	3.70	ns	<i>Figures 1 and 2</i>
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.45	0.45	1.40	0.45	1.40	ns	

*See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- R_T = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance ≤ 3 pF
- Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100170 Universal Demultiplexer/ Decoder

F100K ECL Product

Description

The F100170 universal demultiplexer/decoder functions as either a dual 1-of-4 decoder or as a single 1-of-8 decoder, depending on the signal applied to the Mode Control (M) input. In the dual mode, each half has a pair of active-LOW Enable (\bar{E}) inputs. Pin assignments for the \bar{E} inputs are such that in the 1-of-8 mode they can easily be tied together in pairs to provide two active-LOW enables (\bar{E}_{1a} to \bar{E}_{1b} , \bar{E}_{2a} to \bar{E}_{2b}). Signals applied to auxiliary inputs H_a , H_b and H_c determine whether the outputs are active HIGH or active LOW. In the dual 1-of-4 mode the Address inputs are A_{0a} , A_{1a} and A_{0b} , A_{1b} with A_{2a} unused (*i.e.*, left open, tied to V_{EE} or with LOW signal applied). In the 1-of-8 mode, the Address inputs are A_{0a} , A_{1a} , A_{2a} with A_{0b} and A_{1b} LOW or open.

Pin Names


A_{na} , A_{nb}	Address Inputs
\bar{E}_{na} , \bar{E}_{nb}	Enable Inputs
M	Mode Control Input
H_a	Z_0 - Z_3 (\bar{Z}_{0a} - \bar{Z}_{3a}) Polarity Select Input
H_b	Z_4 - Z_7 (\bar{Z}_{0b} - \bar{Z}_{03}) Polarity Select Input
H_c	Common Polarity Select Input
Z_0 - Z_7	Single 1-of-8 Data Outputs
Z_{na} , Z_{nb}	Dual 1-of-4 Data Outputs

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Logic Symbols

Single 1-of-8 Application



Dual 1-of-4 Application




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak


3

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Note
(Z_n) for 1-of-4 applications

Truth Tables

Dual 1-of-4 Mode (M = A_{2a} = H_c = LOW)

Inputs				Active HIGH Outputs (H _a and H _b inputs HIGH)				Active LOW Outputs (H _a and H _b inputs LOW)			
\bar{E}_{1a}	\bar{E}_{2a}	A _{1a}	A _{0a}	Z _{0a}	Z _{1a}	Z _{2a}	Z _{3a}	Z _{0a}	Z _{1a}	Z _{2a}	Z _{3a}
\bar{E}_{1b}	\bar{E}_{2b}	A _{1b}	A _{0b}	Z _{0b}	Z _{1b}	Z _{2b}	Z _{3b}	Z _{0b}	Z _{1b}	Z _{2b}	Z _{3b}
H	X	X	X	L	L	L	L	H	H	H	H
X	H	X	X	L	L	L	L	H	H	H	H
L	L	L	L	H	L	L	L	L	H	H	H
L	L	L	H	L	H	L	L	H	L	H	H
L	L	H	L	L	L	H	L	H	H	L	H
L	L	H	H	L	L	L	H	H	H	H	L

3

Single 1-of-8 Mode (M = HIGH;
A_{0b} = A_{1b} = H_a = H_b = LOW)

Inputs					Active HIGH Outputs* (H _c Input HIGH)							
\bar{E}_1	\bar{E}_2	A _{2a}	A _{1a}	A _{0a}	Z ₀	Z ₁	Z ₂	Z ₃	Z ₄	Z ₅	Z ₆	Z ₇
H	X	X	X	X	L	L	L	L	L	L	L	L
X	H	X	X	X	L	L	L	L	L	L	L	L
L	L	L	L	L	H	L	L	L	L	L	L	L
L	L	L	L	H	L	H	L	L	L	L	L	L
L	L	L	H	L	L	L	H	L	L	L	L	L
L	L	L	H	H	L	L	L	H	L	L	L	L
L	L	H	L	L	L	L	L	L	H	L	L	L
L	L	H	L	H	L	L	L	L	L	H	L	L
L	L	H	H	L	L	L	L	L	L	L	H	L
L	L	H	H	H	L	L	L	L	L	L	L	H

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care
 *for H_c = LOW, output states are complemented
 $\bar{E}_1 = \bar{E}_{1a}$ and \bar{E}_{1b} wired; $\bar{E}_2 = \bar{E}_{2a}$ and \bar{E}_{2b} wired

F100170

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current $H_c, A_{0a}, A_{1a}, A_{2a}$ All Others			310 250	μA	$V_{IN} = V_{IH(\text{max})}$
I_{EE}	Power Supply Current	-153	-109	-76	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay $\bar{E}_{na}, \bar{E}_{nb}$ to Output	0.90	2.30	0.90	2.20	0.90	2.30	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay A_{na}, A_{nb} to Output	1.00	2.80	1.00	2.70	1.00	2.90	ns	
t_{PLH} t_{PHL}	Propagation Delay H_a, H_b, H_c to Output	1.00	3.00	1.00	2.90	1.00	3.00	ns	
t_{PLH} t_{PHL}	Propagation Delay M to Output	1.50	3.90	1.60	3.80	1.60	3.90	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.70	0.45	1.80	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay $\bar{E}_{na}, \bar{E}_{nb}$ to Output	0.90	2.10	0.90	2.00	0.90	2.10	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay A_{na}, A_{nb} to Output	1.00	2.60	1.00	2.50	1.00	2.70	ns	
t_{PLH} t_{PHL}	Propagation Delay H_a, H_b, H_c to Output	1.00	2.80	1.00	2.70	1.00	2.80	ns	
t_{PLH} t_{PHL}	Propagation Delay M to Output	1.50	3.70	1.60	3.60	1.60	3.70	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.60	0.45	1.70	ns	

*See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- R_T = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance ≤ 3 pF
- Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100171

Triple 4-Input Multiplexer with Enable

F100K ECL Product


Description

The F100171 contains three 4-input multiplexers which share a common decoder (inputs S_0 and S_1). Output buffer gates provide true and complement outputs. A HIGH on the Enable input (\bar{E}) forces all true outputs LOW (see Truth Table).

Pin Names

$I_{0x} - I_{3x}$ Data Inputs
 S_0, S_1 Select Inputs
 \bar{E} Enable Input (Active LOW)
 $Z_a - Z_c$ Data Outputs
 $\bar{Z}_a - \bar{Z}_c$ Complementary Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



3

Truth Table

Inputs			Outputs
\bar{E}	S_0	S_1	Z_n
L	L	L	l_{0x}
L	H	L	l_{1x}
L	L	H	l_{2x}
L	H	H	l_{3x}
H	X	X	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care

F100171

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current $I_{Ox}-I_{3x}$ S_0, S_1, \bar{E}			340 300	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-114	-80	-56	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay $I_{Ox}-I_{3x}$ to Output	0.45	1.70	0.45	1.60	0.50	1.70	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay S_0, S_1 to Output	0.90	2.40	0.90	2.60	1.00	3.00	ns	
t_{PLH} t_{PHL}	Propagation Delay \bar{E} to Output	0.65	2.40	0.65	2.30	0.75	2.40	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.60	0.45	1.60	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay $I_{Ox}-I_{3x}$ to Output	0.45	1.50	0.45	1.40	0.50	1.50	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay S_0, S_1 to Output	0.90	2.20	0.90	2.40	1.00	2.80	ns	
t_{PLH} t_{PHL}	Propagation Delay \bar{E} to Output	0.65	2.20	0.65	2.10	0.75	2.20	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.50	0.45	1.50	ns	

*See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes

- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- R_T = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance ≤ 3 pF
- Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100179

Carry Lookahead Generator

F100K ECL Product


Description

The F100179 is a high-speed Carry Lookahead Generator intended for use with the F100180 6-bit fast Adder and the F100181 4-bit ALU.

Pin Names

\overline{C}_n	Carry Input (Active LOW)
$\overline{P}_0 - \overline{P}_7$	Carry Propagate Inputs (Active LOW)
$\overline{G}_0 - \overline{G}_7$	Carry Generate Inputs (Active LOW)
$\overline{C}_{n+2}, \overline{C}_{n+4}$ $\overline{C}_{n+6}, \overline{C}_{n+8}$	Carry Outputs

Logic Symbol




VCC = Pin 6 (9)
VCCA = Pin 7 (10)
VEE = Pin 18 (21)
() = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



Truth Tables

\overline{C}_{n+2} Output

Inputs					Output
\overline{C}_n	\overline{G}_0	\overline{P}_0	\overline{G}_1	\overline{P}_1	\overline{C}_{n+2}
X	X	X	L	X	L
X	L	X	X	L	L
L	X	L	X	L	L
All other combinations					H

$$\overline{C}_{n+2} = \overline{G}_1 \cdot (\overline{P}_1 + \overline{G}_0) \cdot (\overline{P}_1 + \overline{P}_0 + \overline{C}_n)$$

H = HIGH Voltage Level

L = LOW Voltage Level

X = Don't Care

\overline{C}_{n+4} Output

Inputs								Output	
\overline{C}_n	\overline{G}_0	\overline{P}_0	\overline{G}_1	\overline{P}_1	\overline{G}_2	\overline{P}_2	\overline{G}_3	\overline{P}_3	\overline{C}_{n+4}
X	X	X	X	X	X	X	L	X	L
X	X	X	X	X	L	X	X	L	L
X	X	X	L	X	X	L	X	L	L
X	L	X	X	L	X	L	X	L	L
L	X	L	X	L	X	L	X	L	L
All other combinations									H

$$\overline{C}_{n+4} = \overline{G}_3 \cdot (\overline{P}_3 + \overline{G}_2) \cdot (\overline{P}_3 + \overline{P}_2 + \overline{G}_1) \cdot (\overline{P}_3 + \overline{P}_2 + \overline{P}_1 + \overline{G}_0) \cdot (\overline{P}_3 + \overline{P}_2 + \overline{P}_1 + \overline{P}_0 + \overline{C}_n)$$

Truth Tables (Cont'd)

\overline{C}_{n+6} Output

Inputs													Output
\overline{C}_n	\overline{G}_0	\overline{P}_0	\overline{G}_1	\overline{P}_1	\overline{G}_2	\overline{P}_2	\overline{G}_3	\overline{P}_3	\overline{G}_4	\overline{P}_4	\overline{G}_5	\overline{P}_5	\overline{C}_{n+6}
X	X	X	X	X	X	X	X	X	X	X	L	X	L
X	X	X	X	X	X	X	X	X	L	X	X	L	L
X	X	X	X	X	X	X	L	X	X	L	X	L	L
X	X	X	X	X	L	X	X	L	X	L	X	L	L
X	X	X	L	X	X	L	X	L	X	L	X	L	L
X	L	X	X	L	X	L	X	L	X	L	X	L	L
L	X	L	X	L	X	L	X	L	X	L	X	L	L
All other combinations													H

$$\overline{C}_{n+6} = \overline{G}_5 \cdot (\overline{P}_5 + \overline{G}_4) \cdot (\overline{P}_5 + \overline{P}_4 + \overline{G}_3) \cdot (\overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{G}_2) \cdot (\overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{P}_2 + \overline{G}_1) \cdot (\overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{P}_2 + \overline{P}_1 + \overline{G}_0) \cdot (\overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{P}_2 + \overline{P}_1 + \overline{P}_0 + \overline{C}_n)$$

\overline{C}_{n+8} Output

Inputs															Output		
\overline{C}_n	\overline{G}_0	\overline{P}_0	\overline{G}_1	\overline{P}_1	\overline{G}_2	\overline{P}_2	\overline{G}_3	\overline{P}_3	\overline{G}_4	\overline{P}_4	\overline{G}_5	\overline{P}_5	\overline{G}_6	\overline{P}_6	\overline{G}_7	\overline{P}_7	\overline{C}_{n+8}
X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	L	X	L
X	X	X	X	X	X	X	X	X	X	X	X	X	L	X	X	L	L
X	X	X	X	X	X	X	X	X	X	X	L	X	X	L	X	L	L
X	X	X	X	X	X	X	X	X	L	X	X	L	X	L	X	L	L
X	X	X	X	X	X	X	L	X	X	L	X	L	X	L	X	L	L
X	X	X	L	X	X	L	X	L	X	L	X	L	X	L	X	L	L
X	L	X	X	L	X	L	X	L	X	L	X	L	X	L	X	L	L
L	X	L	X	L	X	L	X	L	X	L	X	L	X	L	X	L	L
All other combinations																	H

$$\overline{C}_{n+8} = \overline{G}_7 \cdot (\overline{P}_7 + \overline{G}_6) \cdot (\overline{P}_7 + \overline{P}_6 + \overline{G}_5) \cdot (\overline{P}_7 + \overline{P}_6 + \overline{P}_5 + \overline{G}_4) \cdot (\overline{P}_7 + \overline{P}_6 + \overline{P}_5 + \overline{P}_4 + \overline{G}_3) \cdot (\overline{P}_7 + \overline{P}_6 + \overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{G}_2) \cdot (\overline{P}_7 + \overline{P}_6 + \overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{P}_2 + \overline{G}_1) \cdot (\overline{P}_7 + \overline{P}_6 + \overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{P}_2 + \overline{P}_1 + \overline{G}_0) \cdot (\overline{P}_7 + \overline{P}_6 + \overline{P}_5 + \overline{P}_4 + \overline{P}_3 + \overline{P}_2 + \overline{P}_1 + \overline{P}_0 + \overline{C}_n)$$

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care

F100179

3

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current $\overline{C}_n, \overline{G}_0-\overline{G}_7$ $\overline{P}_0-\overline{P}_7$			250 340	μA	$V_{IN} = V_{IH(\text{max})}$
I_{EE}	Power Supply Current	-220	-150	-100	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay $\overline{C}_n, \overline{G}_0-\overline{G}_7, \overline{P}_0-\overline{P}_7$ to \overline{C}_{n+x}	1.10	2.90	1.10	2.90	1.10	3.00	ns	Figures 1 and 2
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.80	0.45	1.80	0.45	1.80	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay $\overline{C}_n, \overline{G}_0-\overline{G}_7, \overline{P}_0-\overline{P}_7$ to \overline{C}_{n+x}	1.10	2.70	1.10	2.70	1.10	2.80	ns	Figures 1 and 2
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.70	0.45	1.70	0.45	1.70	ns	

*See Family Characteristics for other dc specifications.


Fig. 1 AC Test Circuit



Notes


- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- R_T = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance ≤ 3 pF
- Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times




Applications

Fast Adder and Carry Lookahead



3

24-Bit Adder Using One Carry Lookahead



F100180 High-Speed 6-Bit Adder

F100K ECL Product


Description

The F100180 is a high-speed 6-bit adder capable of performing a full 6-bit addition of two operands. Inputs for the adder are active-LOW Carry, Operand A, and Operand B; outputs are Function, active-LOW Carry Generate, and active-LOW Carry Propagate. When used with the F100179 Full Carry Lookahead as a second order lookahead block, the F100180 provides high-speed addition of very long words.

Pin Names

A ₀ -A ₅	Operand A Inputs
B ₀ -B ₅	Operand B Inputs
\overline{C}_n	Carry Input (Active LOW)
\overline{G}	Carry Generate Output (Active LOW)
\overline{P}	Carry Propagate Output (Active LOW)
F ₀ -F ₅	Function Outputs

Logic Symbol




VCC = Pin 6 (9)
VCCA = Pin 7 (10)
VEE = Pin 18 (21)
() = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams


24-Pin DIP (Top View)



24-Pin Flatpak (Top View)



Logic Diagram



3

Logic Equations

$$P_i = A_i \oplus B_i$$

$$G_i = A_i B_i$$

$$i = 0, 1, 2, 3, 4, 5$$

$$F_0 = P_0 \oplus C_n$$

$$F_1 = P_1 \oplus (G_0 + P_0 C_n)$$

$$F_2 = P_2 \oplus (G_1 + P_1 G_0 + P_1 P_0 C_n)$$

$$F_3 = P_3 \oplus (G_2 + P_2 G_1 + P_2 P_1 G_0 + P_2 P_1 P_0 C_n)$$

$$F_4 = P_4 \oplus (G_3 + P_3 G_2 + P_3 P_2 G_1 + P_3 P_2 P_1 G_0 + P_3 P_2 P_1 P_0 C_n)$$

$$F_5 = P_5 \oplus (G_4 + P_4 G_3 + P_4 P_3 G_2 + P_4 P_3 P_2 G_1 + P_4 P_3 P_2 P_1 G_0 + P_4 P_3 P_2 P_1 P_0 C_n)$$

$$P = \overline{P_0 P_1 P_2 P_3 P_4 P_5}$$

$$G = \overline{G_5 + P_5 G_4 + P_5 P_4 G_3 + P_5 P_4 P_3 G_2 + P_5 P_4 P_3 P_2 G_1 + P_5 P_4 P_3 P_2 P_1 G_0}$$

F100180

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I _{IH}	Input HIGH Current All Inputs			220	μA	$V_{IN} = V_{IH(max)}$
I _{EE}	Power Supply Current	-290	-195	-135	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	T _C = 0°C		T _C = +25°C		T _C = +85°C		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A _n , B _n to F _n	1.10	4.70	1.10	4.60	1.10	4.70	ns	<i>Figures 1 and 2</i>
t _{PLH} t _{PHL}	Propagation Delay A _n , B _n to \overline{P}	1.00	3.00	1.00	3.00	1.00	3.30	ns	
t _{PLH} t _{PHL}	Propagation Delay A _n , B _n to \overline{G}	1.40	3.90	1.40	3.80	1.40	3.90	ns	
t _{PLH} t _{PHL}	Propagation Delay C _n to F _n	1.10	4.00	1.10	3.90	1.10	4.00	ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	2.40	0.45	2.30	0.45	2.40	ns	

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	T _C = 0°C		T _C = +25°C		T _C = +85°C		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A _n , B _n to F _n	1.10	4.50	1.10	4.40	1.10	4.50	ns	<i>Figures 1 and 2</i>
t _{PLH} t _{PHL}	Propagation Delay A _n , B _n to \overline{P}	1.00	2.80	1.00	2.80	1.00	3.10	ns	
t _{PLH} t _{PHL}	Propagation Delay A _n , B _n to \overline{G}	1.40	3.70	1.40	3.60	1.40	3.70	ns	
t _{PLH} t _{PHL}	Propagation Delay C _n to F _n	1.10	3.80	1.10	3.70	1.10	3.80	ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	2.30	0.45	2.20	0.45	2.30	ns	


*See Family Characteristics for other dc specifications.

Fig. 1 AC Test Circuit



- Notes**
- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
 - L1 and L2 = equal length 50 Ω impedance lines
 - R_T = 50 Ω terminator internal to scope
 - Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
 - All unused outputs are loaded with 50 Ω to GND
 - C_L = Fixture and stray capacitance ≤ 3 pF
 - Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



F100181

4-Bit Binary/BCD Arithmetic Logic Unit

F100K ECL Product

Description

The F100181 performs eight logic operations and eight arithmetic operations on a pair of 4-bit words. The operating mode is determined by signals applied to the Select (S_n) inputs, as shown in the Function Select table. In addition to performing binary arithmetic, the circuit contains the necessary correction logic to perform BCD addition and subtraction. Output latches are provided to reduce overall package count and increase system operating speed. When the latches are not required, leaving the Enable (\bar{E}) input LOW makes the latches transparent.


The circuit uses internal lookahead carry to minimize delay to the F_n outputs and to the ripple Carry output, \bar{C}_{n+4} . Group Carry Lookahead Propagate (\bar{P}) and Generate (\bar{G}) outputs are also provided, which are independent of the Carry input \bar{C}_n . The \bar{P} output goes LOW when a plus operation produces fifteen (nine for BCD) or when a minus operation produces zero. Similarly, \bar{G} goes LOW when the sum of A and B is greater than fifteen (nine for BCD) in a plus mode, or when their difference is greater than zero in a minus mode.

Pin Names


A_0-A_3	Word A Operand Inputs
B_0-B_3	Word B Operand Inputs
\bar{C}_n	Carry Input (Active LOW)
S_0-S_3	Function Select Inputs
\bar{E}	Latch Enable Input (Active LOW)
\bar{P}	Carry Lookahead Propagate Output (Active Low)
\bar{G}	Carry Lookahead Generate Output (Active LOW)
\bar{C}_{n+4}	Carry Output
F_0-F_3	Function Outputs

Connection Diagrams

24-Pin DIP (Top View)



24-Pin Flatpak (Top View)




Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC


F100181

Logic Symbol




3

Logic Diagram



Block Diagram



Functional Description

There are two modes of operation: Arithmetic and Logic. The S_3 input controls these two modes:

- $S_3 = \text{LOW}$ for Arithmetic mode
- $S_3 = \text{HIGH}$ for Logic mode

The arithmetic mode includes decimal and binary arithmetic operations. S_2 is the control input: with $S_3 = \text{LOW}$,

- $S_2 = \text{LOW}$ for Decimal Arithmetic (BCD)
- $S_2 = \text{HIGH}$ for Binary Arithmetic

Decimal Arithmetic Operation

Addition

$F = A \text{ plus } B \text{ plus } C_n$. Arguments A and B are directly applied to the inputs. The circuit automatically performs the “+6” and “-6” logic correction internally.

Subtraction

$F = A \text{ minus } B \text{ plus } C_n$. Arguments A and B are directly applied to the inputs. The circuit automatically takes the nines complement of B and adds “+6”. A “-6” adjustment is made if the subtraction algorithm calls for it. If there is a carry out, the result is a positive number. With no carry out, the result is a negative number expressed in its nines complement form. Therefore, to perform a

subtraction with results in the tens complement form, an initial carry should be forced into the lowest order bit, i.e., set $\overline{C}_n = \text{LOW}$.

$$(\text{tens complement of } B) = (\text{nines complement of } B) + 1$$

$F = B \text{ minus } A \text{ plus } C_n$. Operation is similar to and results are the same as $F = A \text{ minus } B \text{ plus } C_n$.

Binary Arithmetic Operation

Addition

$F = A \text{ minus } B \text{ plus } C_n$. Arguments A and B are directly applied to the inputs.

Subtraction

$F = A \text{ minus } B \text{ plus } C_n$. Arguments A and B are directly applied to the inputs. The circuit automatically takes the ones complement of B (by inverting B internally). If there is a carry out the result is a positive number. With no carry out, the result is a negative number expressed in its ones complement form. Therefore, to perform a subtraction with results in the twos complement form, an initial carry should be forced into the lowest order bit, i.e., set $\overline{C}_n = \text{LOW}$.

$$(\text{twos complement of } B) = (\text{ones complement of } B) + 1$$

$F = B \text{ minus } A \text{ plus } C_n$. Operation is similar and results are the same as $F = A \text{ minus } B \text{ plus } C_n$.

F100181

3

Function Table

S ₃ S ₂ S ₁ S ₀				F _n Function	G _n (n = 0 to 3)	P _n (n = 0 to 3)	Outputs		
					Internal Signals		C _{n+4}	G	P
L	L	L	L	F _n = A plus B plus C _n (BCD)	A _n D _n	A _n + D _n	C _{n+4}	G	P
L	L	L	H	F _n = A minus B plus C _n (BCD)	A _n \overline{B}_n	A _n + \overline{B}_n	C _{n+4}	G	P
L	L	H	L	F _n = B minus A plus C _n (BCD)	\overline{A}_n B _n	\overline{A}_n + B _n	C _{n+4}	G	P
L	L	H	H	F _n = 0 minus B plus C _n (BCD)	L	\overline{B}_n	C _{n+4}	H	P
L	H	L	L	F _n = A plus B plus C _n (Binary)	A _n B _n	A _n + B _n	C _{n+4}	G	P
L	H	L	H	F _n = A minus B plus C _n (Binary)	A _n \overline{B}_n	A _n + \overline{B}_n	C _{n+4}	G	P
L	H	H	L	F _n = B minus A plus C _n (Binary)	\overline{A}_n B _n	\overline{A}_n + B _n	C _{n+4}	G	P
L	H	H	H	F _n = 0 minus B plus C _n (Binary)	L	\overline{B}_n	C _{n+4}	H	P
H	L	L	L	F _n = A _n B _n + $\overline{A}_n\overline{B}_n$	A _n B _n	A _n + B _n	C _{n+4}	G	P
H	L	L	H	F _n = A _n \overline{B}_n + \overline{A}_n B _n	A _n \overline{B}_n	A _n + \overline{B}_n	C _{n+4}	G	P
H	L	H	L	F _n = A _n + B _n	A _n	\overline{B}_n	C _{n+4}	G _x	P
H	L	H	H	F _n = A _n	A _n	H	C _{n+4}	G	L
H	H	L	L	F _n = \overline{B}_n	L	B _n	L	H	P
H	H	L	H	F _n = B _n	L	\overline{B}_n	L	H	P
H	H	H	L	F _n = A _n B _n	L	\overline{A}_n + \overline{B}_n	L	H	P
H	H	H	H	F _n = LOW	L	H	L	H	L

H = HIGH Voltage Level
L = LOW Voltage Level

$$\overline{P} = \overline{P_0} + \overline{P_1} + \overline{P_2} + \overline{P_3}$$

$$\overline{G} = \overline{G_3} + \overline{P_3}G_2 + \overline{P_3}P_2P_1 + \overline{P_3}P_2P_1G_0$$

$$\overline{C}_{n+4} = \overline{G} \cdot (\overline{P} + \overline{C}_n)$$

Arithmetic Operations

$$F_n = G_n + \overline{P}_n \oplus C_i \quad i = 0 \text{ to } 3$$

Logic Operations

$$F_n = G_n + \overline{P}_n$$

Internal Equations for Carry Lookahead

$$(i = 0, 1, 2, 3)$$

$$C_0 = C_n + S_3$$

$$C_1 = G_0 + P_0C_n + S_3$$

$$C_2 = G_1 + P_1G_0 + P_1P_0C_n + S_3$$

$$C_3 = G_2 + P_2G_1 + P_2P_1G_0 + P_2P_1P_0C_n + S_3$$

Internal Equations for +6 Logic

$$D_0 = B_0$$

$$D_1 = \overline{B}_1$$

$$D_2 = B_1B_2 + \overline{B}_1\overline{B}_2$$

$$D_3 = B_1 + B_2 + B_3$$

$$\overline{G}_x = \overline{G_3}P_3 + \overline{P_3}G_2 + \overline{P_3}P_2G_1 + \overline{P_3}P_2P_1G_0$$

F100181

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current S_n, \bar{E} All Others			350 250	μA	$V_{IN} = V_{IH(\text{max})}$
I_{EE}	Power Supply Current	-300	-210	-130	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay A_n, B_n to F_n	2.00	6.90	2.10	6.80	2.30	7.40	ns	Figures 1 and 2
tPLH tPHL	Propagation Delay A_n, B_n to \bar{P}, \bar{G}	1.40	4.70	1.40	4.40	1.40	4.70	ns	
tPLH tPHL	Propagation Delay A_n, B_n to \bar{C}_{n+4}	2.00	6.50	2.00	6.50	2.10	6.80	ns	
tPLH tPHL	Propagation Delay \bar{C}_n to F_n	1.60	5.10	1.60	5.20	1.60	5.50	ns	Figures 1 and 2
tPLH tPHL	Propagation Delay \bar{C}_n to \bar{C}_{n+4}	1.30	3.00	1.40	3.00	1.40	3.10	ns	
tPLH tPHL	Propagation Delay S_n to F_n	1.40	8.80	1.50	8.60	1.50	9.00	ns	Figures 1 and 2
tPLH tPHL	Propagation Delay S_n to \bar{P}, \bar{G}	1.70	7.40	2.00	5.90	2.00	6.50	ns	
tPLH tPHL	Propagation Delay S_n to \bar{C}_{n+4}	2.70	10.10	2.80	8.50	2.90	8.70	ns	
tPLH tPHL	Propagation Delay \bar{E} to F_n	1.00	3.40	0.90	3.60	1.10	3.80	ns	Figures 1 and 2
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	2.70	0.45	2.60	0.45	2.70	ns	Figures 1 and 2
t_s	Setup Time A_n, B_n S_n \bar{C}_n	7.60 8.70 4.80		7.60 8.50 5.00		8.10 9.60 5.30		ns	Figure 3
t_h	Hold Time A_n, B_n S_n \bar{C}_n	0.10 0.60 0.60		0.10 0.60 0.60		0.10 0.60 0.60		ns	
$t_{pw(L)}$	Pulse Width LOW \bar{E}	2.00		2.00		2.00		ns	Figure 2

*See Family Characteristics for other dc specifications.


F100181

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A _n , B _n to F _n	2.00	6.70	2.10	6.60	2.30	7.20	ns	Figures 1 and 2
t _{PLH} t _{PHL}	Propagation Delay A _n , B _n to \overline{P} , \overline{G}	1.40	4.50	1.40	4.20	1.40	4.50	ns	
t _{PLH} t _{PHL}	Propagation Delay A _n , B _n to \overline{C}_{n+4}	2.00	6.30	2.00	6.30	2.10	6.60	ns	
t _{PLH} t _{PHL}	Propagation Delay \overline{C}_n to F _n	1.60	4.90	1.60	5.00	1.60	5.30	ns	Figures 1 and 2
t _{PLH} t _{PHL}	Propagation Delay \overline{C}_n to \overline{C}_{n+4}	1.30	2.80	1.40	2.80	1.40	2.90	ns	
t _{PLH} t _{PHL}	Propagation Delay S _n to F _n	1.40	8.60	1.50	8.40	1.50	8.80	ns	Figures 1 and 2
t _{PLH} t _{PHL}	Propagation Delay S _n to \overline{P} , \overline{G}	1.70	7.20	2.00	5.70	2.00	6.30	ns	
t _{PLH} t _{PHL}	Propagation Delay S _n to \overline{C}_{n+4}	2.70	9.90	2.80	8.30	2.90	8.50	ns	
t _{PLH} t _{PHL}	Propagation Delay \overline{E} to F _n	1.00	3.20	0.90	3.40	1.10	3.60	ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	2.60	0.45	2.50	0.45	2.60	ns	Figures 1 and 2
t _s	Setup Time A _n , B _n	7.50		7.50		8.00		ns	Figure 3
	S _n	8.60		8.40		9.50			
	\overline{C}_n	4.70		4.90		5.20			
t _h	Hold Time A _n , B _n	0		0		0		ns	
	S _n	0.50		0.50		0.50			
	\overline{C}_n	0.50		0.50		0.50			
t _{pw(L)}	Pulse Width LOW \overline{E}	2.00		2.00		2.00		ns	Figure 2

3

Fig. 1 AC Test Circuit



Notes

- VCC, VCCA = +2 V, VEE = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- RT = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to VCC and VEE
- All unused outputs are loaded with 50 Ω to GND
- CL = Fixture and stray capacitance ≤ 3 pF
- Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Enable Timing





Fig. 3 Setup and Hold Times



Notes

t_s is the minimum time before the transition of the enable that information must be present at the data input

t_h is the minimum time after the transition of the enable that information must remain unchanged at the data input

F100182 9-Bit Wallace Tree Adder

F100K ECL Product


Description

The F100182 is a 9-bit Wallace tree adder. It is designed to assist in performing high-speed hardware multiplication. The device is designed to add 9-bits of data 1-bit-slice wide and handle the carry-ins from the previous slices. The F100182 is easily expanded and still maintains four levels of delay regardless of input string length. In conjunction with the F100183 Recode Multiplier, the F100179 Carry Lookahead, and the F100180 High-speed Adder, the F100182 assists in performing parallel multiplication of two signed numbers to produce a signed two's complement product. See F100183 data sheet for additional information.

Pin Names

D₀-D₈ Data Inputs
 Cl₁-Cl₃, Cl_{n-2} Carry Inputs
 CO₁-CO₃, CO_{n+2} Carry Outputs
 PS Partial Sum Output
 PC Partial Carry Output

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 NC = Pins 20 (23), 21 (24)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams


24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Logic Diagram



Adder Logic Diagram



Adder Truth Table

Inputs			Outputs	
A	B	C	S	CO
L	L	L	L	L
L	L	H	H	L
L	H	L	H	L
L	H	H	L	H
H	L	L	H	L
H	L	H	L	H
H	H	L	L	H
H	H	H	H	H

F100182

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current $CI_1 - CI_3, CI_{n-2}$ $D_1, D_3, D_4, D_5, D_6, D_8$			300	μA	$V_{IN} = V_{IH(max)}$
	D_0, D_2, D_7			250		
I_{EE}	Power Supply Current	-260	-180	-125	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay D_n to CO_{n+2}	1.40	4.50	1.40	4.50	1.50	4.70	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay D_n to CO_1	1.30	4.80	1.30	4.70	1.50	5.00	ns	
t_{PLH} t_{PHL}	Propagation Delay D_n to CO_2	2.20	6.20	2.20	6.10	2.30	6.40	ns	
t_{PLH} t_{PHL}	Propagation Delay D_n to CO_3	1.30	4.70	1.40	4.70	1.50	5.00	ns	
t_{PLH} t_{PHL}	Propagation Delay D_n to PS, PC	2.50	7.20	2.50	7.20	2.70	7.40	ns	
t_{PLH} t_{PHL}	Propagation Delay CI_{n-2}, CI_1 to CO_2	1.00	3.50	1.00	3.40	1.10	3.70	ns	<i>Figures 1 and 2</i>
t_{PLH} t_{PHL}	Propagation Delay CI_{n-2}, CI_1 to PS, PC	1.50	4.50	1.50	4.45	1.60	4.60	ns	
t_{PLH} t_{PHL}	Propagation Delay CI_3, CI_2 to PS, PC	0.80	3.30	0.80	3.20	0.90	3.60	ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	1.60	0.45	1.60	0.45	1.60	ns	<i>Figures 1 and 2</i>

*See Family Characteristics for other dc specifications.

F100182

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
tPLH tPHL	Propagation Delay D_n to CO_{n+2}	1.40	4.30	1.40	4.30	1.50	4.50	ns	<i>Figures 1 and 2</i>
tPLH tPHL	Propagation Delay D_n to CO_1	1.30	4.60	1.30	4.50	1.50	4.80	ns	
tPLH tPHL	Propagation Delay D_n to CO_2	2.20	6.00	2.20	5.90	2.30	6.20	ns	
tPLH tPHL	Propagation Delay D_n to CO_3	1.30	4.50	1.40	4.50	1.50	4.80	ns	
tPLH tPHL	Propagation Delay D_n to PS, PC	2.50	7.00	2.50	7.00	2.70	7.20	ns	
tPLH tPHL	Propagation Delay CI_{n-2} , CI_1 to CO_2	1.00	3.30	1.00	3.20	1.10	3.50	ns	<i>Figures 1 and 2</i>
tPLH tPHL	Propagation Delay CI_{n-2} , CI_1 to PS, PC	1.50	4.30	1.50	4.25	1.60	4.40	ns	
tPLH tPHL	Propagation Delay CI_3 , CI_2 to PS, PC	0.80	3.10	0.80	3.00	0.90	3.40	ns	
tTLH tTHL	Transition Time 20% to 80%, 80% to 20%	0.45	1.50	0.45	1.50	0.45	1.50	ns	<i>Figures 1 and 2</i>

Fig. 1 AC Test Circuit






Fig. 2 Propagation Delay and Transition Times



F100182


Application

Typical Horizontal interconnection of 9-Bit Wallace Tree Adders F100182



F100182

16-Bit Vertical Expansion of Wallace Tree Adders



F100183

2 x 8-Bit

Recode Multiplier

F100K ECL Product


Description

The F100183 is a 2 x 8-bit recode multiplier designed to perform high-speed hardware multiplication. In conjunction with the F100182 Wallace Tree Adder, the F100179 Carry Lookahead, and the F100180 High-speed Adder, the F100183 performs parallel multiplication of two signed numbers in twos complement form to produce a signed twos complement product.

Pin Names

A₀-A₂ Multiplier (Recode) Inputs
 B₀-B₈ Multiplicand Inputs
 F₀-F₇ Partial Product Outputs
 \overline{F}_8 Sign Extension Output

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



3

Logic Diagram



F100183

3

Truth Table

Inputs			Recode Mode	Outputs								
A ₂	A ₁	A ₀		\overline{F}_8	F ₇	F ₆	F ₅	F ₄	F ₃	F ₂	F ₁	F ₀
L	L	L	0	H	L	L	L	L	L	L	L	L
L	L	H	+1	\overline{B}_8	B ₈	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁
L	H	L	+1	\overline{B}_8	B ₈	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁
L	H	H	+2	\overline{B}_8	B ₇	B ₆	B ₅	B ₄	B ₃	B ₂	B ₁	B ₀
H	L	L	-2	B ₈	\overline{B}_7	\overline{B}_6	\overline{B}_5	\overline{B}_4	\overline{B}_3	\overline{B}_2	\overline{B}_1	\overline{B}_0
H	L	H	-1	B ₈	\overline{B}_8	\overline{B}_7	\overline{B}_6	\overline{B}_5	\overline{B}_4	\overline{B}_3	\overline{B}_2	\overline{B}_1
H	H	L	-1	B ₈	\overline{B}_8	\overline{B}_7	\overline{B}_6	\overline{B}_5	\overline{B}_4	\overline{B}_3	\overline{B}_2	\overline{B}_1
H	H	H	0	H	L	L	L	L	L	L	L	L

H = HIGH Voltage Level
L = LOW Voltage Level

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I _{IH}	Input HIGH Current			215	μA	V _{IN} =V _{IH(max)}
	B ₀ -B ₈			215		
	A ₀			285		
	A ₁ A ₂			310		
I _{EE}	Power Supply Current	-250	-170	-115	mA	Inputs Open

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	T _C = 0°C		T _C = +25°C		T _C = +85°C		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A ₀ -A ₂ to F ₀ -F ₇	1.10	3.90	1.10	3.80	1.10	4.20	ns	Figure 1 and 2
t _{PLH} t _{PHL}	Propagation Delay A ₀ -A ₂ to \overline{F}_8	0.90	3.20	1.00	3.10	1.00	3.60	ns	
t _{PLH} t _{PHL}	Propagation Delay B ₀ -B ₈ to F ₀ -F ₇	0.80	2.20	0.90	2.15	0.90	2.50	ns	Figure 1 and 2
t _{PLH} t _{PHL}	Propagation Delay B ₈ to \overline{F}_8	0.80	2.00	0.90	2.00	0.90	2.50	ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	2.50	0.45	2.40	0.45	2.60	ns	Figures 1 and 2


*See Family Characteristics for other dc specifications.

F100183

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t _{PLH} t _{PHL}	Propagation Delay A ₀ -A ₂ to F ₀ -F ₇	1.10	3.70	1.10	3.60	1.10	4.00	ns	Figure 1 and 2
t _{PLH} t _{PHL}	Propagation Delay A ₀ -A ₂ to \overline{F}_8	0.90	3.00	1.00	2.90	1.00	3.40	ns	
t _{PLH} t _{PHL}	Propagation Delay B ₀ -B ₈ to F ₀ -F ₇	0.80	2.00	0.90	1.95	0.90	2.30	ns	Figure 1 and 2
t _{PLH} t _{PHL}	Propagation Delay B ₈ to \overline{F}_8	0.80	1.80	0.90	1.80	0.90	2.30	ns	
t _{TLH} t _{THL}	Transition Time 20% to 80%, 80% to 20%	0.45	2.40	0.45	2.30	0.45	2.50	ns	Figures 1 and 2


Fig. 1 AC Test Circuit



Notes

- V_{CC}, V_{CCA} = +2 V, V_{EE} = -2.5 V
- L1 and L2 = equal length 50 Ω impedance lines
- R_T = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance ≤ 3 pF
- Pin numbers shown are for flatpak; for DIP see logic symbol

Fig. 2 Propagation Delay and Transition Times



Application

F100183 is a 2 x 8-bit recode multiplier that performs parallel multiplication using twos complement arithmetic. In multiplying, the multiplier is partitioned into recode groups, then each recode group operates on the multiplicand to provide a partial product at the same time. The F100183, 2 x 8-bit recode multiplier provides partial products in 3.6 ns.

The F100182, 9-Bit Wallace Tree Adder combines the partial products to obtain the partial sum and partial carries in an additional 10.7 ns. Then the Carry Look-

ahead generator and 6-bit adder combine the results of a 16 x 16-bit multiply for a total of 24.3 ns. The propagation delays and package count for implementing various size multipliers are listed in *Tables 1 and 2*.

Multiplication of twos complement binary numbers is accomplished by first obtaining all the partial products. Then the weighted partial products are added together to yield the final result. In the Wallace Tree method of multiplication the sign bit is treated the same as the rest of the bits to obtain a signed result.

F100183

Table 1 Propagation Delay Summation*

Array Size	Recode Multiplier 100183	Wallace Tree Adder 100182	High-speed Adder 100180	Carry Lookahead 100179	=	Total (Max) Delay
16 x 16	3.6	10.7	7.3	2.7	=	24.3 ns
17 x 17	↑	21.4	↑	↑	=	35.0 ns
24 x 24						
25 x 25	↓	↓	↓	↓	=	37.7 ns
48 x 48						
49 x 49	↑	↑	↑	↑	=	40.4 ns
72 x 72						
73 x 73	3.6	32.1	7.3	10.8	=	53.8 ns

Table 2 Package Count

	100102 100117	100183	100182	100180	100179	=	Total
16 x 16	6	16	32	6	2	=	62
18 x 18	7	27	38	6	2	=	70
24 x 24	9	36	60	8	2	=	115
32 x 32	11	64	96	11	4	=	186
36 x 36	13	80	116	12	4	=	225
64 x 64	24	256	328	22	6	=	634

*Worst case, Flatpak

For a quick review of the two's complement number format see *Table 3*. Note that subtraction is accomplished by adding the negative number. An example of changing from a positive number to a negative number is shown.


1011	negative number -5
0100	bits inverted
<u>+ 0001</u>	add one
0101	Results 5

Table 3 Twos Complement Format

Sign Bit	Magnitude			Decimal Number
	22	21	20	
0	1	1	1	+7
0	1	1	0	+6
0	1	0	1	+5
0	1	0	0	+4
0	0	1	1	+3
0	0	1	0	+2
0	0	0	1	+1
0	0	0	0	0
1	1	1	1	-1
1	1	1	0	-2
1	1	0	1	-3
1	1	0	0	-4
1	0	1	1	-5
1	0	1	0	-6
1	0	0	1	-7
1	0	0	0	-8

forced zero is required to establish the least significant bit of the first recode group. By connecting recode multipliers in parallel the partial products are available at the same time. The weighted partial products ($A_n \dots A_0$, $B_n \dots B_0$)... are added together using F100182, 9-bit Wallace Tree Adders. The results of the partial sum and partial carry are combined together using Carry Look-ahead generators and 6-bit adders. An example of using recode multiplication is shown in Figure 3: multiplier (117_{10}) 01110101 times multiplicand (105_{10}) 01101001. The first recode group 010 requires adding the multiplicand; the second recode group 010 also requires adding the multiplicand; the third group 110 requires subtracting the multiplicand (the same as inverting each digit and adding 1); the fourth group 011 requires adding twice the multiplicand. Combining the results of four groups, 12285_{10} , we have the correct answer.

Fig. 3 Recode Multiplication Example



Multiplication Algorithm

In the multiplication algorithm used, the multiplier ($Y_n \dots Y_0$) is partitioned into recode groups and each recode group operates on the multiplicand ($X_n \dots X_0$) as in Figure 4. The F100183, 2×8 -bit recode multiplier partitions the multiplier ($X_n \dots X_0$) into groups of eight and the multiplicand ($Y_n \dots Y_0$) into groups of two. Each recode group is two bits wide but requires three bits to determine the partial products. Table 4 lists the significance of the various recode groups. The partial product is ± 0 , \pm multiplicand, or \pm two times the multiplicand. A


Table 4 Recode Product

Recode Group			Recode Value	Partial Product
Y_{i+1}	Y_i	Y_{i-1}		
0	0	0	+0	Add zero
0	0	1	+1	Add multiplicand
0	1	0	+1	Add multiplicand
0	1	1	+2	Add twice the multiplicand
1	0	0	-2	Subtract twice the multiplicand
1	0	1	-1	Subtract the multiplicand
1	1	0	-1	Subtract the multiplicand
1	1	1	-0	Subtract zero

Hardware Implementation

For the hardware implementation of the F100183 recode multiplier the sign bit is connected to the B_8 input, and B_7 through B_0 are the magnitude bits. To extend the word length greater than eight bits, the B_0 and B_8 inputs of adjacent devices are connected together (see Figure 7). The device outputs F_0 through F_7 are used as the partial products; these correspond to A_0 through A_7 , or A_8 through A_{15} , or B_0 through B_7 etc. To reduce the hardware, the \bar{F}_8 bit (A_{16} in Figure 7) is used as the sign bit of the partial product. The sign bits are extended by using hardware wired logic "1s." The ones are located in front of each partial product with an extra "1" at the sign bit of the first partial product as in Figure 4. The logic "1s" are wired as inputs into the Wallace Tree Adders as shown in Figure 6. If the recode group requires the multiplicand to be added, then the F100183 outputs

Fig. 4 16 x 16 Multiply



the correct partial products to be added. But when the recode group requires that the multiplicand be subtracted then the F100183 outputs the ones complement. External gates are required to generate a "1" to be added to the ones complement to complete the two's complement for the partial product (Figure 7). These external gates generate the rounding bits, K₀...K_n, which are input to the Wallace Tree Adder. Figures 4, 6 and 7 show the location. An example of multiplication which has the rounding bits and the hardware wired logic "1s" is shown in Figure 5.

The weighted partial products are added together using F100182, 9-bit Wallace Tree Adders as shown in Figure 6. The output is a partial sum and partial carry which can be reduced to the final product using Carry Lookahead and 6-bit adders. See Figure 8.

Fig. 5 Example of Multiplication Using Rounding Bits




Fig. 6 F100182 Hook-up for 16 x 16 Multiplier




Fig. 7 F100183 Hook-up for 16 x 16 Multiplier





Fig. 8 Final Summation for 16 x 16 Multiplier



3

F100194 Quint Duplex Bus Driver (Transceiver)

F100K ECL Product

Description

The F100194 is a quint line driver/receiver capable of transmitting and receiving full duplex digital signals on a high-speed bus line. Because of the current source line driver, two independent messages may be transmitted on one line at the same time.


The F100194 is designed to work with a wide line impedance range by connecting a resistor equal to one half the line impedance between RF_n inputs and V_{EE} . Each driver is capable of driving a double terminated $50\ \Omega$ impedance line, where each R_{BUS} is $25\ \Omega$.

The Enable (E) can be used to take all the devices off the line by putting all the outputs into a high-impedance state.

Pin Names

E	Enable Input
DI_a - DI_e	Data Inputs
RF_a - RF_e	Reference Resistor Inputs
BUS_a - BUS_e	Bus Inputs/Outputs
DO_a - DO_e	Data Outputs

Logic Symbol




V_{CC} = Pin 6 (9)
 V_{CCA} = Pin 7 (10)
 V_{EE} = Pin 18 (21)
 () = Flatpak

Ordering Information (See Section 5)


Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4Q	FC

Connection Diagrams



24-Pin DIP (Top View)



24-Pin Flatpak (Top View)




Logic Diagram



DBD = Duplex Bus Driver
 VCC = Pin 6 (9)
 VCCA = Pin 7 (10)
 VEE = Pin 18 (21)
 () = Flatpak

Output Equivalent Circuit



DC Logic Level Description

The bus terminal (*i.e.*, BUS_a) can be at any one of three possible levels, VOHBH, VOLBL or a third level, depending upon the combination of inputs applied. The third level is between VOLBH and VOHBL, typically -800 mV. The inputs DI_x and E cause the bus terminal to switch between two levels, VOHBH and VOLBH, when the external current source ICS₂ is OFF and VOHBL and VOLBL when the external current source is ON. The bus output threshold voltage levels caused by applying input threshold voltages VIL(max) and VIH(min) at E and DI_x are also translated depending upon the state of ICS₂. These threshold levels are VOHBHC and VOLBHC when ICS₂ is OFF and VOHBLC and VOLBLC when ICS₂ is ON. These relative voltage levels are shown in Figure 1.

The BUS_x output is an open collector in current sinking configuration. The current ICS₁ provided to the R_{BUS} resistor depends upon the reference resistor R_F. The following applies:

$$I_{CS1} = \frac{800 \text{ mV}}{R_F};$$

therefore the voltage swing at the BUS_x output is


$$\frac{R_{BUS}}{R_F} \times 800 \text{ mV.}$$

Truth Table

Inputs				Outputs
E _x	DI _x	ICS ₂	BUS _x	DO _x
L	L	ON	VOLBL	H
L	L	OFF	VOLBH	L
L	H	ON	VOHBL	H
L	H	OFF	VOHBH	L
H	X	ON	VOHBL	H
H	X	OFF	VOHBH	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care

Fig. 1 Bus Driver and Receiver Voltage Levels



F100194

3

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition	
V_{OHBH}	Output HIGH Voltage Bus HIGH	-110		0	mV	$I_{CS2} = \text{OFF} = 0\text{ mA}$	$V_{IN} = V_{IH(\text{max})}$ or $V_{IL(\text{min})}$
V_{OLBH}	Output LOW Voltage Bus HIGH	-910		-690	mV		
V_{OHBL}	Output HIGH Voltage Bus LOW	-910		-690	mV	$I_{CS2} = \text{ON} = 32.0\text{ mA}$	
V_{OLBL}	Output LOW Voltage Bus LOW	-1710		-1490	mv		
V_{OHBHC}	Output HIGH Corner Voltage Bus HIGH	-130			mV	$I_{CS2} = \text{OFF} = 0\text{ mA}$	$V_{IN} = V_{IH(\text{min})}$ or $V_{IL(\text{max})}$
V_{OLBHC}	Output LOW Corner Voltage Bus HIGH			-670	mV		
V_{OHBLC}	Output HIGH Corner Voltage Bus LOW	-930			mV	$I_{CS2} = \text{ON} = 32.0\text{ mA}$	
V_{OLBLC}	Output LOW Corner Voltage Bus LOW			-1470	mv		
V_{IHBH}	Input HIGH Voltage Bus HIGH	-245		0	mV	Guaranteed HIGH Signal for BUS_x Inputs	$I_{CS1} = \text{OFF}$ E or $DI_x = V_{IH}$
V_{ILBH}	Input LOW Voltage Bus HIGH	-800		-555	mV	Guaranteed LOW Signal for BUS_x Inputs	
V_{IHBL}	Input HIGH Voltage Bus LOW	-1045		-800	mV	Guaranteed HIGH Signal for BUS_x Inputs	$I_{CS2} = \text{ON}$ E , $DI_x = V_{IL}$
V_{ILBL}	Input LOW Voltage Bus LOW	-1600		-1355	mV	Guaranteed LOW Signal for BUS_x Inputs	

F100194

DC Characteristics (Cont'd.): $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$ unless otherwise specified, $V_{CC} = V_{CCA} = \text{GND}$,
 $T_C = 0^\circ\text{C to }+85^\circ\text{C}^*$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current Data Enable			220 440	μA	$V_{IN} = V_{IH(max)}$
I_{IL}	Input LOW Current Data, Enable	0.5			μA	$V_{IN} = V_{IL(min)}$
I_{IHBH}	Input HIGH Current Bus HIGH			60	μA	$V_{IN} = V_{IHBH(max)}$ E or $DI_x = V_{IH}$
I_{ILBH}	Input LOW Current Bus HIGH	0.5			μA	$V_{IN} = V_{ILBH(min)}$ E, $DI_x = V_{IL}$
I_{IHBL}	Input HIGH Current Bus LOW (I_{CS1})		32	27.6	mA	$V_{IN} = V_{IHBH(max)}$ E, $DI_x = V_{IL}$
I_{ILBL}	Input LOW Current Bus LOW (I_{CS1})	36.4	32		mA	$V_{IN} = V_{ILBL(min)}$ E, $DI_x = V_{IL}$
I_{EE}	Power Supply Current	-160	-110	-72	mA	Inputs Open, $R_F = \text{Open}$

$R_F = 25\ \Omega$

*See Family Characteristics for other dc specifications.

Ceramic Dual In-line Package AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$


Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Bus	0.45	1.50	0.45	1.40	0.45	1.50	ns	Figures 3 and 5
t_{PLH} t_{PHL}	Propagation Delay Enable to Bus	0.70	1.90	0.70	1.80	0.70	1.90	ns	
t_{PLH} t_{PHL}	Propagation Delay Bus to Output	0.45	1.50	0.45	1.40	0.45	1.40	ns	Figures 4 and 6
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20% $BUS_a - BUS_e$	0.30	1.00	0.30	1.00	0.30	1.00	ns	Figures 3 and 5
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20% $DO_a - DO_e$	0.45	1.60	0.45	1.50	0.45	1.60	ns	Figures 4 and 6

Flatpak AC Characteristics: $V_{EE} = -4.2\text{ V to } -4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{PLH} t_{PHL}	Propagation Delay Data to Bus	0.45	1.30	0.45	1.20	0.45	1.30	ns	Figures 3 and 5
t_{PLH} t_{PHL}	Propagation Delay Enable to Bus	0.70	1.70	0.70	1.60	0.70	1.70	ns	
t_{PLH} t_{PHL}	Propagation Delay Bus to Output	0.45	1.30	0.45	1.20	0.45	1.20	ns	Figures 4 and 6
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20% $BUS_a - BUS_e$	0.30	0.90	0.30	0.90	0.30	0.90	ns	Figures 3 and 5
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20% $DO_a - DO_e$	0.45	1.50	0.45	1.40	0.45	1.50	ns	Figures 4 and 6

3


Fig. 2 DC Test Circuit



Notes

I_{CS2} is used to represent second transceiver on bus.
Resistors $\pm 1\%$


Fig. 3 AC Test Circuit (DI_x , E to BUS_x)



Notes

- $V_{CC} = V_{CCA} = 0\text{ V}$, $V_{EE} = -4.5\text{ V}$
- $L1$ and $L2$ = equal length $50\ \Omega$ impedance lines
- $R_T = 50\ \Omega$ terminator internal to scope
- Decoupling $0.1\ \mu\text{F}$ from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with $50\ \Omega$ to GND
- C_L = Fixture and stray capacitance $\leq 3\ \text{pF}$
- $R_L = 50\ \Omega$

Fig. 4 AC Test Circuit (BUS_x to DO_x)



Notes

- V_{CC} , $V_{CCA} = +2\text{ V}$, $V_{EE} = -2.5\text{ V}$
- $L1$ and $L2$ = equal length $50\ \Omega$ impedance lines
- $R_T = 50\ \Omega$ terminator internal to scope
- Decoupling $0.1\ \mu\text{F}$ from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with $50\ \Omega$ to GND
- C_L = Fixture and stray capacitance $\leq 3\ \text{pF}$

Fig. 5 DI_x, E to BUS_x Timing





Fig. 6 BUS_x to DO_x Timing



Application

Two Transceiver System Operation

When a signal is transmitted through DI_a , the bus follows and $DO_b = \overline{DI_a}$; however, DO_a does not respond to the signal. Likewise, a signal transmitted through DI_b causes the bus to follow the signal with no response at DO_b , and $DO_a = \overline{DI_b}$. Since the bus has three logic levels, transmission and reception of two simultaneous signals is possible.

The common Enable, when HIGH, disables transmission from the five transceivers in the package but does not interfere with reception from an external transceiver.

Transceiver Truth Table

Input						Bus Output	Output	
Transceiver 1			Transceiver 2				Transceiver 1	Transceiver 2
E_1	DI_1	Ics_1	E_2	DI_2	Ics_2	Bus	DO_1	DO_2
L	L	ON	L	L	ON	VOLBL	H	H
L	L	ON	L	H	OFF	VOLBH	L	H
L	H	OFF	L	L	ON	VOHBL	H	L
L	H	OFF	L	H	OFF	VOHBL	L	L
H	X	OFF	L	L	ON	VOHBL	H	L
H	X	OFF	L	H	OFF	VOHBL	L	L
L	L	ON	H	X	OFF	VOLBH	L	H
L	H	OFF	H	X	OFF	VOHBL	L	L
H	X	OFF	H	X	OFF	VOHBL	L	L

H = HIGH Voltage Level
 L = LOW Voltage Level
 X = Don't Care

Fig. 7 50 Ω Configuration





Fig. 8 100 Ω Configuration



F100402

16 x 4 Register File (RAM)

F100K ECL Product

Description


The F100402 is a high-speed 64-bit Random Access Memory (RAM) organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data busing are facilitated by the output disabling features of the Chip Select (\overline{CS}) and Write Enable (\overline{WE}) inputs.

A HIGH signal on \overline{CS} prevents read and write operations and forces the outputs to the LOW state. When \overline{CS} is LOW, the \overline{WE} input controls chip operations. A HIGH signal on \overline{WE} disables the Data input (D_n) buffers and enables readout from the memory location determined by the Address (A_n) inputs. A LOW signal on \overline{WE} forces the Q_n outputs LOW and allows data on the D_n inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

Pin Names

\overline{CS}	Chip Select Input
A_0 – A_3	Address Inputs
D_0 – D_3	Data Inputs
\overline{WE}	Write Enable Input
Q_0 – Q_3	Data Outputs


Logic Symbol




V_{CC} = Pin 16
 V_{EE} = Pin 8

Connection Diagrams

16-Pin DIP (Top View)



16-Pin Flatpak (Top View)




Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	4J	DC
Flatpak	3L	FC

3

Logic Diagram



DC Characteristics: $V_{EE} = -4.2\text{ V to } -4.8\text{ V}$ unless otherwise specified, $V_{CC} = \text{GND}$, $T_C = 0^\circ\text{C to } +85^\circ\text{C}^*$


Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current All Inputs			300	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-170	-110	-70	mA	Inputs Open

*See Family Characteristics for other dc specifications.

AC Characteristics: $V_{EE} = -4.2\text{ V to } -4.8\text{ V}$, $V_{CC} = \text{GND}$, Applies to Flatpak and DIP Packages

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition
		Min	Max	Min	Max	Min	Max		
t_{ACS}	Chip Select Access		3.30		3.50		3.80	ns	Figures 1 and 3
t_{RCS}	Chip Select Recovery		3.30		3.50		3.80	ns	
t_{AA}	Address Access	3.00	5.00	3.00	5.30	3.50	6.00	ns	
t_{WSD}	Write Timing, Setup Data	0.50		0.50		0.80		ns	Figures 1 and 2 $t_w = 6\text{ ns}$
t_{WSCS}	Chip Select	1.50		1.50		1.50		ns	
t_{WSA}	Address	1.00		1.00		1.00		ns	
t_{WHD}	Write Timing, Hold Data	0.50		0.50		0.50		ns	
t_{WHCS}	Chip Select	0.50		0.50		0.50		ns	
t_{WHA}	Address	2.50		2.50		2.50		ns	
t_{WR}	Write Recovery Time	4.00		4.00		4.50		ns	Figures 1 and 3
t_{WS}	Write Disable Time	3.00		3.00		3.50		ns	
t_w	Write Pulse Width, (LOW)	2.50		2.50		3.00		ns	Figures 1 and 2
t_{CS}	Chip Select Pulse Width, (LOW)	2.50		2.50		3.00		ns	
t_{TLH}	Transition Time 20% to 80%, 80% to 20%	0.50	1.70	0.50	1.70	0.50	1.70	ns	Figures 1 and 3

Fig. 1 AC Test Circuit and Waveforms




Notes
 $V_{CC} = +2\text{ V}$, $V_{EE} = -2.5\text{ V}$
 $L1$ and $L2 =$ equal length $50\ \Omega$ impedance lines
 $R_T = 50\ \Omega$ terminator internal to scope
 Decoupling $0.1\ \mu\text{F}$ from GND to V_{CC} and V_{EE}
 All unused outputs are loaded with $50\ \Omega$ to GND
 $C_L =$ Fixture and stray capacitance $\leq 3\ \text{pF}$
 *One or more generators, as required

Fig. 2 Write Modes

Write Enable Strobe

ADDRESS AND DATA INPUT SET-UP AND HOLD TIMES
(CS = LOW)



CHIP SELECT SET-UP AND HOLD TIMES





Fig. 3 Read Modes


Address Input to Data Output ($\overline{WE} = \text{HIGH}$, $\overline{CS} = \text{LOW}$)

ADDRESS ACCESS TIME




Chip Select Input to Data Output ($\overline{WE} = \text{HIGH}$)

CHIP SELECT ACCESS AND RECOVERY TIMES



Write Enable Input to Data Output ($\overline{CS} = \text{LOW}$)

WRITE RECOVERY, DISABLE TIMES



F100414

256 x 1-Bit Static Random Access Memory

F100K ECL Product

Description


The F100414 is a 256-bit read/write Random Access Memory (RAM), organized 256 words by one bit. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as three active-LOW Chip Select lines.

- Address Access Time - 10 ns Max
- Chip Select Access Time - 6.0 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation - 1.8 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

\overline{WE}	Write Enable Input (Active LOW)
$\overline{CS}_0 - \overline{CS}_2$	Chip Select Inputs (Active LOW)
A ₀ - A ₇	Address Inputs
D	Data Input
O	Data Output


Logic Symbol



V_{CC} = Pin 16
V_{EE} = Pin 8

Connection Diagram

16-Pin DIP (Top View)



Note


The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6D	DC
Plastic DIP	9B	PC
Flatpak	3L	FC

F100414

Logic Diagram



Functional Description

The F100414 is a fully decoded 256-bit read/write random access memory, organized 256 words by one bit. Bit selection is achieved by means of an 8-bit address, A₀ through A₇.

Three active-LOW Chip Select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the F100170 decoder. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $t_{WSD(min)}$ plus $t_{W(min)}$ to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F100414 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F100414 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

Inputs					Output	Mode
\overline{CS}_0	\overline{CS}_1	\overline{CS}_2	\overline{WE}	D	O	
X	X	H*	X	X	L	Not Selected
L	L	L	L	L	L	Write "0"
L	L	L	L	H	L	Write "1"
L	L	L	H	X	Data	Read

L = LOW Voltage Levels = -1.7 V (Nominal)

H = HIGH Voltage Levels = -0.9 V (Nominal)

X = Don't Care

Data = Previously stored data

*One or more Chip Selects HIGH

F100414

3

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}$ unless otherwise specified¹

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current			220	μA	$V_{IN} = V_{IH(max)}$
I_{IL}	Input LOW Current, \overline{CS} , \overline{WE} , A_0 - A_{11} , D	0.5 -50		170	μA	$V_{IN} = V_{IL(min)}$
I_{EE}	Power Supply Current	-140	-100		mA	Inputs and Outputs Open


AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = \text{GND}$, Output Load = $50\ \Omega$ and $30\ \text{pF}$ to -2.0 V , $T_C = 0^\circ\text{C to }+85^\circ\text{C}$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
Read Timing						
t_{ACS}	Chip Select Access Time		4.0	6.0	ns	<i>Figures 3a, 3b</i>
t_{RCS}	Chip Select Recovery Time		4.0	6.0	ns	
t_{AA}	Address Access Time ²		7.0	10	ns	
Write Timing						
t_w	Write Pulse Width to Guarantee Writing	7.0	5.0		ns	Measured at 50% of Input to Valid Output ($V_{IL(max)}$ for V_{OL} or $V_{IH(min)}$ for V_{OH})
t_{WSD}	Data Setup Time prior to Write	1.0	0		ns	
t_{WHD}	Data Hold Time after Write	2.0	0		ns	
t_{WSA}	Address Setup Time prior to Write	1.0	0		ns	
t_{WHA}	Address Hold Time after Write	2.0	0		ns	
t_{WSCS}	Chip Select Setup Time prior to Write	1.0	0		ns	
t_{WHCS}	Chip Select Hold Time after Write	2.0	0		ns	
t_{WS}	Write Disable Time		4.0	8.0	ns	
t_{WR}	Write Recovery Time		5.0	10	ns	
t_r	Output Rise Time		3.0		ns	Measured between 20% and 80% or 80% and 20%, <i>Figure 2</i>
t_f	Output Fall Time		3.0		ns	
C_{IN}	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7.0	8.0	pF	

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 30\text{ pF}$ including Fixture and Stray Capacitance
 $R_L = 50\ \Omega$ to -2.0 V .

Fig. 2 Input Levels





Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing




Note
 Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F100414

Typical Application

4096-Word x n-Bit System



F100415

1024 x 1-Bit Static Random Access Memory

F100K ECL Product

Description


The F100415 is a 1024-bit read/write Random Access Memory (RAM), organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as three active-LOW Chip Select line.

- Address Access Time — 20 ns Max
- Chip Select Access Time — 8.0 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation—0.5 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

\overline{WE}	Write Enable Inputs (Active LOW)
\overline{CS}	Chip Select Input (Active LOW)
A ₀ –A ₉	Address Inputs
D	Data Input
O	Data Output


Logic Symbol



V_{CC} = Pin 16
V_{EE} = Pin 8

Connection Diagram

16-Pin DIP (Top View)



Note

The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.


Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6D	DC
Plastic DIP	9B	PC
Flatpak	3L	FC

3

F100415

Logic Diagram



Functional Description

The F100415 is a fully decoded 1024-bit read/write random access memory, organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ through A₉.

One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, (\overline{CS}) from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable (WE) input. With WE held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $t_{WSD(min)}$ plus $t_{w(min)}$ to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F100415 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F100415 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

Inputs			Output	Mode
\overline{CS}	WE	D	O	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

L = LOW Voltage Levels = -1.7 V (Nominal)

H = HIGH Voltage Levels = -0.9 V (Nominal)

X = Don't Care

Data = Previously stored data

F100415

3

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}$ unless otherwise specified¹

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current			220	μA	$V_{IN} = V_{IH(\text{max})}$
I_{IL}	Input LOW Current, $\overline{\text{CS}}$, $\overline{\text{WE}}$, $A_0\text{--}A_9$, D	0.5 -50		170	μA	$V_{IN} = V_{IL(\text{min})}$
I_{EE}	Power Supply Current	-150	-105		mA	Inputs and Outputs Open


AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = \text{GND}$, Output Load = $50\ \Omega$ and $30\ \text{pF}$ to -2.0 V , $T_C = 0^\circ\text{C to }+85^\circ\text{C}$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
Read Timing						
t_{ACS}	Chip Select Access Time		5.0	8.0	ns	<i>Figures 3a, 3b</i>
t_{RCS}	Chip Select Recovery Time		5.0	8.0	ns	
t_{AA}	Address Access Time ²		13	20	ns	
Write Timing						
t_w	Write Pulse Width to Guarantee Writing	14	9.0		ns	$t_{wSA} = 5\ \text{ns}$ <i>Figure 4</i>
t_{WSD}	Data Setup Time prior to Write	4.0	0		ns	
t_{WHD}	Data Hold Time after Write	4.0	0		ns	Measured at 50% of Input to Valid Output ($V_{IL(\text{max})}$ for V_{OL} or $V_{IH(\text{min})}$ for V_{OH})
t_{WSA}	Address Setup Time prior to Write	5.0	3.0		ns	
t_{WHA}	Address Hold Time after Write	3.0	0		ns	
t_{WSCS}	Chip Select Setup Time prior to Write	4.0	0		ns	
t_{WHCS}	Chip Select Hold Time after Write	4.0	0		ns	
t_{WS}	Write Disable Time		5.0	10	ns	
t_{WR}	Write Recovery Time		7.0	15	ns	
t_r	Output Rise Time		5.0		ns	Measured between 20% and 80% or 80% and 20%, <i>Figure 2</i>
t_f	Output Fall Time		5.0		ns	
C_{IN}	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7.0	8.0	pF	

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes
 All Timing Measurements Referenced to 50% of Input Levels
 C_L = 30 pF including Fixture and Stray Capacitance
 R_L = 50 Ω to -2.0 V.

Fig. 2 Input Levels





Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing




Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F100415

Typical Application

4096-Word x n-Bit System



F100416

256 x 4-Bit Programmable Read Only Memory

F100K ECL Product

Description


The F100416 is a 1024-bit field Programmable Read Only Memory (PROM), organized 256 words by four bits per word. It is designed for high-speed control, mapping, code conversion, and logic replacement. The device includes full on-chip address decoding, non-inverting Data output lines, and an active-LOW Chip Select line for easy memory expansion. The device is manufactured with all bits in the logic-HIGH state. Programmed bits will furnish LOW levels at corresponding outputs.

- **Address Access Time – 20 ns Max**
- **Chip Select Access Time – 8.0 ns Max**
- **Chip Select Input and Open-emitter Outputs for Easy Memory Expansion**
- **Power Dissipation – 0.46 mW/Bit Typ**
- **Power Dissipation Decreases with Increasing Temperature**

Pin Names

\overline{CS} Chip Select Input (Active LOW)
 A₀–A₇ Address Inputs
 O₁–O₄ Data Outputs


Logic Symbol



V_{CP} = Pin 1
 V_{CC} = Pin 16
 V_{EE} = Pin 8

Connection Diagram

16-Pin DIP (Top View)



Notes


V_{CP} (Pin 1) is connected to the Programmer (+10.5 V) during programming only; otherwise, it should be grounded. The Flatpak version has the same pinout (Connection Diagram) as the Dual In-line Package.

Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6D	DC
Plastic DIP	9B	PC
Flatpak	3L	FC

3

Logic Diagram



Functional Description

The F100416 is a fully decoded bipolar field programmable read only memory organized 256 words by four bits per word. An unterminated emitter-follower output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F100416 devices can be tied together. An external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

One Chip Select (\overline{CS}) input is provided for memory array expansion up to 512 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of \overline{CS} from the address without increasing address access time. The device is enabled when \overline{CS} is LOW. When the device is disabled ($\overline{CS} = \text{HIGH}$), all outputs are forced LOW.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A_0 through A_7 inputs, the chip is selected and data is valid at the outputs after t_{AA} .

In the unprogrammed state the outputs are HIGH. To program LOW levels follow the procedure outlined in the *Programming Specifications* table.

Programming


The F100416 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown below. One may build a programmer to satisfy the specifications or purchase any of the commercially available programmers which meet these specifications.

Programming Sequence

1. Apply power to the part: $V_{CC} = \text{pin } 16 = \text{GND}$;
 $V_{EE} = \text{pin } 8 = -5.2 \text{ V} \pm 5\%$.
2. Terminate all outputs (pins 11, 12, 14 and 15) with 5 k Ω resistors to $V_{TT} = -2.0$ V. Note: all input pins, including \overline{CS} , have internal 50 k Ω pull-down resistors to V_{EE} .
3. Select the word to be programmed by applying the appropriate voltage levels, as shown in the *Programming Specifications* table, to the Address pins (2, 3, 4, 5, 6, 7, 9 and 10).
4. After the address levels are set raise $V_{CP} = \text{Pin } 1$ from 0 V to $+10.5 \text{ V} \pm 0.3 \text{ V}$.

5. After V_{CP} has reached its HIGH level, select the bit to be programmed by applying a HIGH level of $+3.0\text{ V} \pm 0.1\text{ V}$ to the output associated with it, *i.e.*, pins 11, 12, 14 or 15. Only one bit (output) at a time may be selected for programming. Uncommitted outputs are terminated as outlined in 2.
6. After the HIGH level ($+3.0\text{ V}$) has been established at the selected output pin, source a current of $-40\text{ mA} \pm 4\text{ mA}$ out of the Chip Select input (pin 13) to program the selected bit; this applied current pulse which is $100\text{ }\mu\text{s}$ wide and has an approximate rise time of $1\text{ }\mu\text{s}$ is to be furnished by a current sink which clamps at $V_{CLAMP} = -5.9\text{ V}$.
7. To verify a LOW in the bit just programmed follow this sequence:
 - (a) Remove current pulse from \overline{CS} pin.
 - (b) Remove applied voltage from selected output pin.
 - (c) Lower V_{CP} from HIGH level to GND.
 - (d) Keep same address but change its levels to normal ECL levels as outlined in the *Programming Specifications* table.
 - (e) Enable the chip by applying a LOW level (V_{IL}) to \overline{CS} (pin 13), or leave it open.
 - (f) Sense the level at the selected output pin; a LOW level indicates successful programming whereas a HIGH level is a fail indication; in the latter case reprogramming of the bit can be attempted up to a maximum of eight times.
8. To program other bits in the memory repeat steps 3 through 7.

Programming Timing Sequence



*Input pins A_1 and A_7 cannot be lower than $V_{IL(min)}$.

F100416

Programming Specifications

Symbol	Characteristic	Min	Recommended Value	Max	Unit	Comments
V _{CC}	Power Supply		0		V	
V _{EE}		-5.46	-5.2	-4.94	V	
V _{TT}	Termination Voltage		-2.0		V	Applied to all outputs
V _{IH}	Chip Select (V _{CLAMP})	-0.1	0	+0.1	V	Max Current is 40 mA during programming
V _{IL}		-5.9	-5.2		V	
V _{IHP}	Address Input Threshold	-0.1	0	+0.1	V	Programming levels
V _{ILP}		-3.1	-3.0	-2.9	V	
V _{IHV}	Address Input Threshold	-0.88	-0.87	-0.86	V	Verify levels
V _{ILV}		-1.76	-1.75	-1.74	V	
V _{CP}	Program Setup Pulse	10.2	10.5	10.8	V	
V _{OP}	Programming Pulse	2.9	3.0	3.1	V	Applied to output to be programmed
I _{CS}	Chip Select Programming Current	36	40	44	mA	At V _{CLAMP} = -5.9 V Min on the Chip Select pin
t _{pcs}	Chip Select Programming Pulse	50	100	180	μs	
t _{rcs}	Chip Select Programming Pulse Rise Time	0.5	1.0	2.0	μs	
t _{pvcP}	V _{CP} Programming Pulse	90	140	220	μs	
t _{rvcp}	V _{CP} Programming Rise Time	0.5	1.0	2.0	μs	
t _{setup}	Setup Time	20			ns	Start time of V _{CP} pulse after address is selected

DC Characteristics: V_{EE} = -4.2 V to -4.8 V, V_{CC} = GND, T_C = 0°C to +85°C unless otherwise specified¹

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I _{IH}	Input HIGH Current			200	μA	V _{IN} = V _{IH(max)}
I _{EE}	Power Supply Current	-140	-105		mA	Inputs and Outputs Open

AC Characteristics: V_{EE} = -4.2 V to -4.8 V, V_{CC} = GND, Output Load 50 Ω to -2.0 V, T_C = 0°C to +85°C

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
t _{AA}	Address Access Time ²		11	20	ns	Measured at 50% Points of both Input and Output
t _{ACS}	Chip Select Access Time		4.0	8.0	ns	Measured at 50% Points of both Input and Output

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

F100422

256 x 4-Bit Static Random Access Memory

F100K ECL Product

Description


The F100422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- Address Access Time—10 ns Max
- Bit Select Access Time—5.0 ns Max
- Four Bits Can be Independently Selected
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation Decreases with Increasing Temperature

Pin Names

WE	Write Enable Input (Active LOW)
BS ₀ –BS ₃	Bit Select Inputs (Active LOW)
A ₀ –A ₇	Address Inputs
D ₀ –D ₃	Data Inputs
O ₀ –O ₃	Data Outputs


Logic Symbol




VCC = Pin 6 (9)
 VCCA = Pin 7 (10)
 VEE = Pin 18 (21)
 () = Flatpak

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Logic Diagram



Functional Description

The F100422 is a fully decoded 1024-bit read/write random access memory, organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Four Bit Select inputs are provided for logic flexibility. For larger memories, the fast bit select access time permits the decoding of individual bit selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the bit selected, the data at D₀ - D₃ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $t_{WSD(min)}$ plus $t_{W(min)}$ to insure a valid write. To read, \overline{WE} is held HIGH and the bits selected. Non-inverted data is then presented at the outputs (O₀-O₃).

The outputs of the F100422 are unterminated emitter followers, which allow maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F100422 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

Inputs			Outputs	Mode
\overline{BS}_n	\overline{WE}	D _n	O _n	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

Each bit has independent \overline{BS} , D, and O, but all have common \overline{WE} .
 L = LOW Voltage Levels = -1.7 V (Nominal)
 H = HIGH Voltage Levels = -0.9 V (Nominal)
 X = Don't Care
 Data = Previously stored data

F100422

3

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}$ unless otherwise specified¹

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current			220	μA	$V_{IN} = V_{IH(max)}$
I_{IL}	Input LOW Current, $\overline{\text{CS}}$, $\overline{\text{WE}}$, A_0 - A_{11} , D	0.5 -50		170	μA	$V_{IN} = V_{IL(min)}$
I_{EE}	Power Supply Current	-230	-180		mA	Inputs and Outputs Open


AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$, Output Load = $50\ \Omega$ and $30\ \text{pF}$ to -2.0 V ,
 $T_C = 0^\circ\text{C to }+85^\circ\text{C}$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition	
Read Timing							
t_{ABS}	Bit Select Access Time		3.0	5.0	ns	<i>Figures 3a, 3b</i>	
t_{RBS}	Bit Select Recovery Time		3.0	5.0	ns		
t_{AA}	Address Access Time ²		7.0	10	ns		
Write Timing							
t_w	Write Pulse Width to Guarantee Writing	7.0	5.0		ns	Measured at 50% of Input to Valid Output ($V_{IL(max)}$ for V_{OL} or $V_{IH(min)}$ for V_{OH})	
t_{WSD}	Data Setup Time prior to Write	1.0	0		ns		$t_{WSA} = 1\ \text{ns}$ <i>Figure 4</i>
t_{WHD}	Data Hold Time after Write	2.0	0		ns		
t_{WSA}	Address Setup Time prior to Write	1.0	0		ns		
t_{WHA}	Address Hold Time after Write	2.0	0		ns		
t_{WSBS}	Bit Select Setup Time prior to Write	1.0	0		ns		
t_{WHBS}	Bit Select Hold Time after Write	2.0	0		ns		$t_w = 7\ \text{ns}$ <i>Figure 4</i>
t_{WS}	Write Disable Time		3.0	5.0	ns		
t_{WR}	Write Recovery Time		6.0	12	ns		
t_r	Output Rise Time		3.0		ns		Measured between 20% and 80% or 80% and 20%, <i>Figure 2</i>
t_f	Output Fall Time		3.0		ns		
C_{IN}	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique	
C_{OUT}	Output Pin Capacitance		7.0	8.0	pF		

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 30 \text{ pF}$ including Fixture and Stray Capacitance
 $R_L = 50 \Omega$ to -2.0 V .

Fig. 2 Input Levels





Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Bit Select



b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing



Note
 Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F100470

4096 x 1-Bit Static Random Access Memory

F100K ECL Product

Description


The F100470 is a 4096-bit read/write Random Access Memory (RAM), organized 4096 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. It is available in two speed versions, the F100470 and F100470A. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- **Address Access Time**
F100470—35 ns Max
F100470A—25 ns Max
- **Chip Select Access Time**
F100470—15 ns Max
F100470A—10 ns Max
- **Open-emitter Outputs for Easy Memory Expansion**
- **Power Dissipation—0.70 mW/Bit Typ**
- **Power Dissipation Decreases with Increasing Temperature**

Pin Names

WE	Write Enable Input (Active LOW)
CS	Chip Select Input (Active LOW)
A ₀ –A ₁₁	Address Inputs
D	Data Input
O	Data Output


Logic Symbol



V_{CC} = Pin 18
V_{EE} = Pin 9

Connection Diagram

18-Pin DIP (Top View)



Note


The 18-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	8F	DC
Flatpak	3E	FC

F100470

Logic Diagram



Functional Description

The F100470 is a fully decoded 4096-bit read/write random access memory, organized 4096 words by one bit. Bit selection is achieved by means of a 12-bit address, A₀ through A₁₁.

One Chip Select input is provided for memory array expansion up to 8196 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, \overline{CS} from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $t_{WSD(min)}$ plus $t_{W(min)}$ to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F100470 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F100470 devices together. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

Inputs			Output	Mode
\overline{CS}	\overline{WE}	D	O	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

L = LOW Voltage Levels = -1.7 V (Nominal)
H = HIGH Voltage Levels = -0.9 V (Nominal)
X = Don't Care
Data = Previously stored data

F100470

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = \text{GND}$, $T_C = 0^\circ\text{C to }+85^\circ\text{C}$ unless otherwise specified¹

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current			220	μA	$V_{IN} = V_{IH(max)}$
I_{IL}	Input LOW Current, \overline{CS} , \overline{WE} , A_0 - A_{11} , D	0.5 -50		170	μA	$V_{IN} = V_{IL(min)}$
I_{EE}	Power Supply Current	-195	-160		mA	Inputs and Outputs Open

AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = \text{GND}$, Output Load = $50\ \Omega$ and $30\ \text{pF}$ to -2.0 V , $T_C = 0^\circ\text{C to }+85^\circ\text{C}$


Symbol	Characteristic	F100470		F100470A		Unit	Condition		
		Min	Max	Min	Max				
Read Timing									
t_{ACS}	Chip Select Access Time		15		10	ns	<i>Figures 3a, 3b</i>	Measured at 50% of Input to Valid Output ($V_{IL(max)}$ for V_{OL} or $V_{IH(min)}$ for V_{OH})	
t_{RCS}	Chip Select Recovery Time		15		10	ns			
t_{AA}	Address Access Time ²		35		25	ns			
Write Timing									
t_W	Write Pulse Width to Guarantee Writing	25		15		ns	$t_{WSA} = 10\ \text{ns}$ (F100470 and F100470A), <i>Figure 4</i>		
t_{WSD}	Data Setup Time prior to Write	5.0		5.0		ns			
t_{WHD}	Data Hold Time after Write	5.0		5.0		ns			
t_{WSA}	Address Setup Time prior to Write	10		10		ns			
t_{WHA}	Address Hold Time after Write	5.0		5.0		ns	$t_W = 25\ \text{ns}$ (F100470), 15 ns (F100470A), <i>Figure 4</i>		
t_{WSCS}	Chip Select Setup Time prior to Write	5.0		5.0		ns			
t_{WHCS}	Chip Select Hold Time after Write	5.0		5.0		ns			
t_{WS}	Write Disable Time		15		15	ns			
t_{WR}	Write Recovery Time		20		20	ns			

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
t_r	Output Rise Time		5.0		ns	Measured between 20% and 80% or 80% and 20% <i>Figure 2</i>
t_f	Output Fall Time		5.0		ns	
C_{IN}	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7.0	8.0	pF	

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes
 All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 30\text{ pF}$ including Fixture and Stray Capacitance
 $R_L = 50\ \Omega$ to -2.0 V .

Fig. 2 Input Levels





Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing



Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F100474

1024 x 4-Bit Static Random Access Memory

F100K ECL Product

Description


The F100474 is a 4096-bit read/write Random Access Memory (RAM), organized 1024 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- **Address Access Time—25 ns Max**
- **Chip Select Access Time—15 ns Max**
- **Open-emitter Outputs for Easy Memory Expansion**
- **Power Dissipation—0.70 mW/Bit Typ**
- **Power Dissipation Decreases with Increasing Temperature**

Pin Names

\overline{WE}	Write Enable Input (Active LOW)
\overline{CS}	Chip Select Input (Active LOW)
A ₀ –A ₉	Address Inputs
D ₀ –D ₃	Data Inputs
O ₀ –O ₃	Data Outputs


Logic Symbol




V_{CC} = Pin 6 (9)
V_{CCA} = Pin 7 (10)
V_{EE} = Pin 18 (21)
() = Flatpak

Connection Diagrams

24-Pin DIP (Top View)




24-Pin Flatpak (Top View)



Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Logic Diagram



Functional Description

The F100474 is a fully decoded 4096-bit read/write random access memory, organized 1024 words by four bits. Word selection is achieved by means of a 10-bit address, A₀ through A₉.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D₀-D₃ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $t_{WSD(min)}$ plus $t_{W(min)}$ to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the outputs (O₀-O₃).

The outputs of the F100474 are unterminated emitter followers, which allow maximum flexibility in output connection configurations. In many applications such as memory expansion, the outputs of many F100474

devices can be tied together. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

Inputs			Outputs	Mode
\overline{CS}	\overline{WE}	D _n	O _n	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

L = LOW Voltage Levels = -1.7 V (Nominal)
 H = HIGH Voltage Levels = -0.9 V (Nominal)
 X = Don't Care
 Data = Previously stored data

F100474

3

DC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$, $T_c = 0^\circ\text{C to }+85^\circ\text{C}$ unless otherwise specified¹


Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current			220	μA	$V_{IN} = V_{IH(max)}$
I_{IL}	Input LOW Current, \overline{CS} , \overline{WE} , A_0-A_{11} , D	0.5 -50		170	μA	$V_{IN} = V_{IL(min)}$
I_{EE}	Power Supply Current	-195	-160		mA	Inputs and Outputs Open

AC Characteristics: $V_{EE} = -4.2\text{ V to }-4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$, Output Load = $50\ \Omega$ and 30 pF to -2.0 V , $T_c = 0^\circ\text{C to }+85^\circ\text{C}$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
t_{ACS}	Read Timing Chip Select Access Time		10	15	ns	<i>Figures 3a, 3b</i>
t_{RCS}	Chip Select Recovery Time		10	15	ns	
t_{AA}	Address Access Time ²		20	25	ns	
t_w	Write Timing Write Pulse Width to Guarantee Writing	16	10		ns	Measured at 50% of Input to Valid Output ($V_{IL(max)}$ for V_{OL} or $V_{IH(min)}$ for V_{OH})
t_{WSD}	Data Setup Time prior to Write	5.0	1.0		ns	
t_{WHD}	Data Hold Time after Write	5.0	1.0		ns	
t_{WSA}	Address Setup Time prior to Write	10	3.0		ns	
t_{WHA}	Address Hold Time after Write	4.0	1.0		ns	
t_{WSCS}	Chip Select Setup Time prior to Write	5.0	1.0		ns	
t_{WHCS}	Chip Select Hold Time after Write	5.0	1.0		ns	
t_{WS}	Write Disable Time		6.0	15	ns	
t_{WR}	Write Recovery Time		8.0	20	ns	
t_r	Output Rise Time		5.0		ns	
t_f	Output Fall Time		5.0		ns	
C_{IN}	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7.0	8.0	pF	

1. See Family Characteristics for other dc specifications.
2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes
 All Timing Measurements Referenced to 50% of Input Levels
 C_L = 30 pF including Fixture and Stray Capacitance
 R_L = 50 Ω to -2.0 V.

Fig. 2 Input Levels





Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address







Fig. 4 Write Mode Timing



Note
Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.



Product Index, Selection Guide and Definitions	1
Family Overview	2
F100K Data Sheets	3
F10K Data Sheets	4
Ordering Information and Package Outlines	5
Field Sales Offices, Distributor Locations	6

F10K DC Family Specifications

DC characteristics for the F10K series memories.
Parametric limits listed below are guaranteed for all F10K memories, except where noted on individual data sheets.

Absolute Maximum Ratings: Above which the useful life may be impaired

Storage Temperature	-65°C to +150°C
Temperature (Ambient) Under Bias	-55°C to +125°C
V _{EE} Pin Potential to Ground Pin	-7.0 V to +0.5 V
Input Voltage (dc)	V _{EE} to +0.5 V
Output Current (dc Output HIGH)	-30 mA to +0.1 mA

Guaranteed Operating Ranges

Supply Voltage (V _{EE})			Ambient Temperature
Min	Typ	Max	T _A
-5.46 V	-5.2 V	-4.94 V	0°C to +75°C

DC Characteristics: V_{EE} = -5.2 V, Output Load = 50 Ω and 30 pF to -2.0 V, T_A = 0°C to 75°C¹

Symbol	Characteristic	Min	Typ	Max	Unit	T _A	Conditions ²
V _{OH}	Output HIGH Voltage	-1000 -960 -900		-840 -810 -720	mV	0°C +25°C +75°C	V _{IN} = V _{IH(max)} or V _{IL(min)} Loading is 50 Ω to -2.0 V
V _{OL}	Output LOW Voltage	-1870 -1850 -1830		-1665 -1650 -1625	mV	0°C +25°C +75°C	
V _{OHC}	Output HIGH Voltage	-1020 -980 -920			mv	0°C +25°C +75°C	
V _{OLC}	Output LOW Voltage			-1645 -1630 -1605	mV	0°C +25°C +75°C	
V _{IH}	Input HIGH Voltage	-1145 -1105 -1045		-840 -810 -720	mV	0°C +25°C +75°C	Guaranteed Input Voltage HIGH for All Inputs
V _{IL}	Input LOW Voltage	-1870 -1850 -1830		-1490 -1475 -1450	mV	0°C +25°C +75°C	Guaranteed Input Voltage LOW for All Inputs
I _{IL}	Input LOW Current	0.5		170	μA	+25°C	V _{IN} = V _{IL(min)}

- The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.
- Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

F10145A

16 x 4 Register File (RAM)

F10K Voltage Compensated ECL

Description


The F10145A and F10545A are high-speed 64-bit Random Access Memories organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data bussing are facilitated by the output disabling features of the Chip Select (\overline{CS}) and Write Enable (\overline{WE}) inputs.

A HIGH signal on \overline{CS} prevents read and write operations and forces the outputs to the LOW state. When \overline{CS} is LOW, the \overline{WE} input controls chip operations. A HIGH signal on \overline{WE} disables the Data input (D_n) buffers and enables readout from the memory location determined by the Address (A_n) inputs. A LOW signal on \overline{WE} forces the Q_n outputs LOW and allows data on the D_n inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

Pin Names

\overline{CS}	Chip Select
A ₀ -A ₃	Address
D ₀ -D ₃	Data Inputs
\overline{WE}	Write Enables
Q ₀ -Q ₃	Data Outputs


Logic Symbol




V_{CC} = Pin 16
V_{EE} = Pin 8

Connection Diagrams

16-Pin DIP (Top View)



16-Pin Flatpak (Top View)




Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	4J	DC
Flatpak	3L	FC


F10145A

Logic Diagram



V_{CC} = Pin 16
V_{EE} = Pin 8

Fig. 1 Switching Circuit and Waveforms



Notes

- V_{CC} = +2 V, V_{EE} = -3.2 V
- L1 and L2 = equal length 50 Ω impedance lines
- R_T = 50 Ω terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- C_L = Fixture and stray capacitance ≤ 5 pF

F10145A

DC Characteristics: $V_{EE} = -5.2\text{ V}$, $V_{CC} = \text{GND}$, $T_A = 25^\circ\text{C}$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current CS, A ₀ -A ₃ WE, D ₀ -D ₃			200 220	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-150	-100		mA	Inputs and Outputs Open

AC Characteristics: $V_{EE} = -5.2\text{ V}$, $V_{CC} = \text{GND}$, $T_A = 25^\circ\text{C}$


Symbol	Characteristic	Min	Typ	Max	Unit	Condition
	Access/Recovery Times					
t_{ACS}	Chip Select Access	3.0	4.5	6.0	ns	<i>Figures 1 and 3</i>
t_{RCS}	Chip Select Recovery	3.0	4.5	6.0	ns	
t_{AA}	Address Access	4.5	6.5	9.0	ns	
	Write Setup Times					
t_{WSD}	Data	4.5	3.0		ns	<i>Figures 1 and 2</i>
t_{WSCS}	Chip Select	4.5	2.5		ns	
t_{WSA}	Address	3.5	1.5		ns	
	Write Hold Times					
t_{WHD}	Data	-1.0	-2.5		ns	<i>Figures 1 and 2</i>
t_{WHCS}	Chip Select	0.5	0		ns	
t_{WHA}	Address	1.0	-1.0		ns	
t_{WR}	Write Recovery Time	3.0	4.5	6.0	ns	<i>Figures 1 and 3</i>
t_{WS}	Write Disable Time	3.0	4.5	6.0	ns	
t_W	Write Pulse Width, Min	4.0	2.5		ns	<i>Figures 1 and 2</i>
t_{CS}	Chip Select Pulse Width, Min	4.0	2.5		ns	<i>Figures 1 and 2</i>
	Select Setup Times					
t_{CSD}	Data	4.5	3.0		ns	
t_{CSW}	Write Enable	4.5	2.5		ns	
t_{CSA}	Address	3.5	1.5		ns	
	Write Hold Times					
t_{CHD}	Data	-1.0	-2.5		ns	
t_{CHW}	Write Enable	0.5	0		ns	
t_{CHA}	Address	1.0	-1.0		ns	
t_{TLH} t_{THL}	Transition Time 20% to 80%, 80% to 20%	1.5	2.5	3.9	ns	<i>Figures 1 and 3</i>

*See Family Characteristics for other dc specifications.

Fig. 2 Write Modes


Write Enable Strobe

ADDRESS AND D_{IN} SET UP AND HOLD TIMES ($\overline{CS} = \text{LOW}$)




Chip Select Strobe

ADDRESS AND D_{IN} SET UP AND HOLD TIMES ($\overline{WE} = \text{LOW}$)



CHIP SELECT SET-UP AND HOLD TIMES



WRITE ENABLE SET-UP AND HOLD TIMES, \overline{CS} PULSE WIDTH²






Fig. 3 Read Modes


Address Input to Data Output ($\overline{WE} = \text{HIGH}, \overline{CS} = \text{LOW}$)



Chip Select Input to Data Output ($\overline{WE} = \text{HIGH}$)



Write Enable Input to Data Output ($\overline{CS} = \text{LOW}$)



4

F10402

16 x 4 Register File (RAM)

F10K ECL Product

Description


The F10402 is a high-speed 64-bit Random Access Memory (RAM) organized as a 16-word by 4-bit array. External logic requirements are minimized by internal address decoding, while memory expansion and data busing are facilitated by the output disabling features of the Chip Select (\overline{CS}) and Write Enable (\overline{WE}) inputs.

A HIGH signal on \overline{CS} prevents read and write operations and forces the outputs to the LOW state. When \overline{CS} is LOW, the \overline{WE} input controls chip operations. A HIGH signal on \overline{WE} disables the Data input (D_n) buffers and enables readout from the memory location determined by the Address (A_n) inputs. A LOW signal on \overline{WE} forces the Q_n outputs LOW and allows data on the D_n inputs to be stored in the addressed location. Data exists in the same logical sense as presented at the data inputs, *i.e.*, the memory is non-inverting.

Pin Names

\overline{CS}	Chip Select Input
A_0 – A_3	Address Inputs
D_0 – D_3	Data Inputs
\overline{WE}	Write Enable Input
Q_0 – Q_3	Data Outputs


Logic Symbol




V_{CC} = Pin 16
 V_{EE} = Pin 8

Connection Diagrams

16-Pin DIP (Top View)



16-Pin Flatpak (Top View)




Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	4J	DC
Flatpak	3L	FC

F10402

Logic Diagram



DC Characteristics: $V_{EE} = -5.2 V \pm 5\%$, $V_{CC} = V_{CCA} = GND$, $T_A = 0^\circ C$ to $+75^\circ C$ unless otherwise specified*

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current All Inputs			300	μA	$V_{IN} = V_{IH(max)}$
I_{EE}	Power Supply Current	-170	-110	-70	mA	Inputs Open


*See Family Characteristics for other dc specifications.

F10402

AC Characteristics: $V_{EE} = -5.2\text{ V}$, $V_{CC} = \text{GND}$, Applies to Flatpak and DIP Packages

Symbol	Characteristic	$T_C = 0^\circ\text{C}$		$T_C = +25^\circ\text{C}$		$T_C = +85^\circ\text{C}$		Unit	Condition	
		Min	Max	Min	Max	Min	Max			
Access/Recovery Timing										
tACS	Chip Select Access		3.30		3.50		3.80	ns	Figures 1 and 3	
tRCS	Chip Select Recovery		3.30		3.50		3.80	ns		
tAA	Address Access	3.00	5.00	3.00	5.30	3.50	6.00	ns		
Write Timing, Setup										
tWSD	Data	0.50		0.50		0.80		ns	Figures 1 and 2 $t_w = 6\text{ ns}$	
tWSCS	Chip Select	1.50		1.50		1.50		ns		
tWSA	Address	1.00		1.00		1.00		ns		
Write Timing, Hold										
tWHD	Data	0.50		0.50		0.50		ns		
tWHCS	Chip Select	0.50		0.50		0.50		ns		
tWHA	Address	2.50		2.50		2.50		ns		
tWR	Write Recovery Time	4.00		4.00		4.50		ns	Figures 1 and 3	
tWS	Write Disable Time	3.00		3.00		3.50		ns		
tW	Write Pulse Width, (LOW)	2.50		2.50		3.00		ns	Figures 1 and 2	
tCS	Chip Select Pulse Width, (LOW)	2.50		2.50		3.00		ns		
tTLH	Transition Time 20% to 80%, 80% to 20%	0.50	1.70	0.50	1.70	0.50	1.70	ns	Figures 1 and 3	

Fig. 1 AC Test Circuit and Waveforms




Notes

- $V_{CC} = +2\text{ V}$, $V_{EE} = -3.2\text{ V}$
- L1 and L2 = equal length 50 Ω impedance lines
- $R_T = 50\ \Omega$ terminator internal to scope
- Decoupling 0.1 μF from GND to V_{CC} and V_{EE}
- All unused outputs are loaded with 50 Ω to GND
- $C_L = \text{Fixture and stray capacitance} \leq 5\text{ pF}$
- *One or more generators as required

Fig. 2 Write Modes

Write Enable Strobe

ADDRESS AND DATA INPUT SET-UP AND HOLD TIMES
($\overline{CS} = \text{LOW}$)



CHIP SELECT SET-UP AND HOLD TIMES





Fig. 3 Read Modes


Address Input to Data Output ($\overline{WE} = \text{HIGH}, \overline{CS} = \text{LOW}$)

ADDRESS ACCESS TIME




Chip Select Input to Data Output ($\overline{WE} = \text{HIGH}$)

CHIP SELECT ACCESS AND RECOVERY TIMES



Write Enable Input to Data Output ($\overline{CS} = \text{LOW}$)

WRITE RECOVERY, DISABLE TIMES



4

F10414

256 x 1-Bit Static Random Access Memory

F10K ECL Product

Description


The F10414 is a 256-bit read/write Random Access Memory (RAM), organized 256 words by one bit. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as three active-LOW Chip Select lines.

- Address Access Time - 10 ns Max
- Chip Select Access Time - 6.0 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation - 1.8 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

\overline{WE}	Write Enable Input (Active LOW)
$\overline{CS_0 - CS_2}$	Chip Select Inputs (Active LOW)
A ₀ -A ₇	Address Inputs
D	Data Input
O	Data Output


Logic Symbol



V_{CC} = Pin 16
V_{EE} = Pin 8

Connection Diagram

16-Pin DIP (Top View)



Note


The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6D	DC
Plastic DIP	9B	PC
Flatpak	3L	FC

F10414

Logic Diagram



Functional Description

The F10414 is a fully decoded 256-bit read/write random access memory, organized 256 words by one bit. Bit selection is achieved by means of an 8-bit address, A₀ through A₇.

Three active-LOW Chip Select inputs are provided for increased logic flexibility. This permits memory array expansion up to 2048 words with the F10170 decoder. For larger memories, the fast chip select access time permits the decoding of Chip Select, \overline{CS} , from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $t_{WSD(\min)}$ plus $t_{W(\min)}$ to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F10414 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F10414 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

Inputs					Output	Mode
\overline{CS}_0	\overline{CS}_1	\overline{CS}_2	\overline{WE}	D	O	
X	X	H*	X	X	L	Not Selected
L	L	L	L	L	L	Write "0"
L	L	L	L	H	L	Write "1"
L	L	L	H	X	Data	Read

L = LOW Voltage Levels = -1.7 V (Nominal)
H = HIGH Voltage Levels = -0.9 V (Nominal)
X = Don't Care
Data = Previously stored data
*One or more Chip Selects HIGH

F10414

DC Characteristics: $V_{EE} = -5.2\text{ V}$, $V_{CC} = \text{GND}$, $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$ unless otherwise specified¹

Symbol	Characteristic	Min	Typ	Max	Unit	Condition			
I_{IH}	Input HIGH Current			220	μA	$V_{IN} = V_{IH(\text{max})}$			
I_{IL}	Input LOW Current, $\overline{\text{CS}}$, $\overline{\text{WE}}$, A_0 - A_{11} , D	0.5 -50		170	μA	$V_{IN} = V_{IL(\text{min})}$			
I_{EE}	Power Supply Current	-140	-90 -100		mA	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>$T_A = +75^\circ\text{C}$</td> <td rowspan="2" style="vertical-align: middle;">Inputs and Outputs Open</td> </tr> <tr> <td>$T_A = 0^\circ\text{C}$</td> </tr> </table>	$T_A = +75^\circ\text{C}$	Inputs and Outputs Open	$T_A = 0^\circ\text{C}$
$T_A = +75^\circ\text{C}$	Inputs and Outputs Open								
$T_A = 0^\circ\text{C}$									


AC Characteristics: $V_{EE} = -5.2\text{ V} \pm 5\%$, $V_{CC} = \text{GND}$, Output Load = $50\ \Omega$ and $30\ \text{pF}$ to -2.0 V , $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition					
t_{ACS}	Read Timing Chip Select Access Time		4.0	6.0	ns	<i>Figures 3a, 3b</i>					
t_{RCS}	Chip Select Recovery Time		4.0	6.0	ns						
t_{AA}	Address Access Time ²		7.0	10	ns						
t_w	Write Timing Write Pulse Width to Guarantee Writing	7.0	4.0		ns	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>$t_{WSA} = 1\ \text{ns}$</td> <td rowspan="10" style="vertical-align: middle;">Measured at 50% of Input to Valid Output ($V_{IL(\text{max})}$ for V_{OL} or $V_{IH(\text{min})}$ for V_{OH})</td> </tr> <tr> <td><i>Figure 4</i></td> </tr> <tr> <td>$t_w = 7\ \text{ns}$</td> </tr> <tr> <td><i>Figure 4</i></td> </tr> </table>	$t_{WSA} = 1\ \text{ns}$	Measured at 50% of Input to Valid Output ($V_{IL(\text{max})}$ for V_{OL} or $V_{IH(\text{min})}$ for V_{OH})	<i>Figure 4</i>	$t_w = 7\ \text{ns}$	<i>Figure 4</i>
$t_{WSA} = 1\ \text{ns}$	Measured at 50% of Input to Valid Output ($V_{IL(\text{max})}$ for V_{OL} or $V_{IH(\text{min})}$ for V_{OH})										
<i>Figure 4</i>											
$t_w = 7\ \text{ns}$											
<i>Figure 4</i>											
t_{WSD}		Data Setup Time prior to Write	1.0	0			ns				
t_{WHD}		Data Hold Time after Write	2.0	0			ns				
t_{WSA}		Address Setup Time prior to Write	1.0	0			ns				
t_{WHA}		Address Hold Time after Write	2.0	0			ns				
t_{WSCS}		Chip Select Setup Time prior to Write	1.0	0			ns				
t_{WHCS}		Chip Select Hold Time after Write	2.0	0		ns					
t_{WS}	Write Disable Time		4.0	8.0	ns						
t_{WR}	Write Recovery Time		5.0	10	ns						
t_r	Output Rise Time		3.0		ns	Measured between 20% and 80% or 80% and 20%, <i>Figure 2</i>					
t_f	Output Fall Time		3.0		ns						
C_{IN}	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique					
C_{OUT}	Output Pin Capacitance		7.0	8.0	pF						

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 30\text{ pF}$ including Fixture and Stray Capacitance
 $R_L = 50\ \Omega$ to -2.0 V .

Fig. 2 Input Levels






Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Chip Select




b Read Mode Propagation Delay from Address



4

Fig. 4 Write Mode Timing




Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F10414

Typical Application

4096-Word x n-Bit System



4

F10415

1024 x 1-Bit Static Random Access Memory

F10K ECL Product

Description


The F10415 is a 1024-bit read/write Random Access Memory (RAM), organized as 1024 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. It is available in two speed versions, the F10415 and F10415A. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- **Address Access Time**
F10415–35 ns Max
F10415A–20 ns Max
- **Chip Select Access Time**
F10415–10 ns Max
F10415A–8.0 ns Max
- **Open-emitter Outputs for Easy Memory Expansion**
- **Power Dissipation–0.5 mW/Bit Typ**
- **Power Dissipation Decreases with Increasing Temperature**

Pin Names

WE	Write Enable Input (Active LOW)
CS	Chip Select Input (Active LOW)
A ₀ –A ₉	Address Inputs
D	Data Input
O	Data Output


Logic Symbol



V_{CC} = Pin 16
V_{EE} = Pin 8

Connection Diagram

16-Pin DIP (Top View)



Note


The 16-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6D	DC
Plastic DIP	9B	PC
Flatpak	3L	FC

F10415

Logic Diagram



4

Functional Description

The F10415 is a fully decoded 1024-bit read/write random access memory, organized 1024 words by one bit. Bit selection is achieved by means of a 10-bit address, A₀ through A₉.

One Chip Select input is provided for memory array expansion up to 2048 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, (\overline{CS}) from the address without affecting system performance.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $t_{WSD(min)}$ plus $t_{W(min)}$ to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F10415 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F10415 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

Inputs			Output	Mode
\overline{CS}	\overline{WE}	D	O	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

L = LOW Voltage Levels = -1.7 V (Nominal)
 H = HIGH Voltage Levels = -0.9 V (Nominal)
 X = Don't Care
 Data = Previously stored data

F10415

DC Characteristics: $V_{EE} = -5.2\text{ V}$, $V_{CC} = \text{GND}$, $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$ unless otherwise specified¹

Symbol	Characteristic	Min	Typ	Max	Unit	Condition			
I_{IH}	Input HIGH Current			220	μA	$V_{IN} = V_{IH(\text{max})}$			
I_{IL}	Input LOW Current, $\overline{\text{CS}}$, WE, A ₀ -A ₉ , D	0.5		170	μA	$V_{IN} = V_{IL(\text{min})}$			
I_{EE}	Power Supply Current	-150	-105 -90		mA	<table border="1" style="display: inline-table; vertical-align: middle;"> <tr> <td>$T_A = +75^\circ\text{C}$</td> <td rowspan="2" style="text-align: center; vertical-align: middle;">Inputs and Output Open</td> </tr> <tr> <td>$T_A = 0^\circ\text{C}$</td> </tr> </table>	$T_A = +75^\circ\text{C}$	Inputs and Output Open	$T_A = 0^\circ\text{C}$
$T_A = +75^\circ\text{C}$	Inputs and Output Open								
$T_A = 0^\circ\text{C}$									

AC Characteristics: $V_{EE} = -5.2\text{ V} \pm 5\%$, $V_{CC} = \text{GND}$, Output Load = 50 Ω and 30 pF to -2.0 V , $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$


Symbol	Characteristic	F10415		F10415A		Unit	Condition
		Min	Max	Min	Max		
t_{ACS}	Read Timing Chip Select Access Time		10		8.0	ns	<i>Figures 3a, 3b</i>
t_{RCS}	Chip Select Recovery Time		10		8.0	ns	
t_{AA}	Address Access Time ²		35		20	ns	
t_w	Write Timing Write Pulse Width to Guarantee Writing	25		14		ns	Measured at 50% of Input to Valid Output ($V_{IL(\text{max})}$ for V_{OL} or $V_{IH(\text{min})}$ for V_{OH})
t_{WSD}	Data Setup Time prior to Write	5.0		4.0		ns	
t_{WHD}	Data Hold Time after Write	5.0		4.0		ns	
t_{WSA}	Address Setup Time prior to Write	8.0		5.0		ns	
t_{WHA}	Address Hold Time after Write	4.0		3.0		ns	
t_{WSCS}	Chip Select Setup Time prior to Write	5.0		4.0		ns	
t_{WHCS}	Chip Select Hold Time after Write	5.0		4.0		ns	
t_{WS}	Write Disable Time		10		10	ns	
t_{WR}	Write Recovery Time		20		20	ns	

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
t_r	Output Rise Time		5.0		ns	Measured between 20% and 80% or 80% and 20%, <i>Figure 2</i>
t_f	Output Fall Time		5.0		ns	
C_{IN}	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7.0	8.0	pF	

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 30 \text{ pF}$ including Fixture and Stray Capacitance
 $R_L = 50 \Omega$ to -2.0 V .

Fig. 2 Input Levels





Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing




Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F10415

Typical Application

4096-Word x n-Bit System



F10416

256 x 4-Bit Programmable Read Only Memory

F10K ECL Product

Description


The F10416 is a 1024-bit field Programmable Read Only Memory (PROM), organized 256 words by four bits per word. It is designed for high-speed control, mapping, code conversion, and logic replacement. The device includes full on-chip address decoding, non-inverting Data output lines, and an active-LOW Chip Select line for easy memory expansion. The device is manufactured with all bits in the logic-HIGH state. Programmed bits will furnish LOW levels at corresponding outputs.

- **Address Access Time – 20 ns Max**
- **Chip Select Access Time – 8.0 ns Max**
- **Chip Select Input and Open-emitter Outputs for Easy Memory Expansion**
- **Power Dissipation – 0.56 mW/Bit Typ**
- **Power Dissipation Decreases with Increasing Temperature**

Pin Names

CS Chip Select Input (Active LOW)
 A₀–A₇ Address Inputs
 O₁–O₄ Data Outputs


Logic Symbol



V_{CP} = Pin 1
 V_{CC} = Pin 16
 V_{EE} = Pin 8

Connection Diagram

16-Pin DIP (Top View)




Notes

V_{CP} (Pin 1) is connected to the Programmer (+10.5 V) during programming only; otherwise, it should be grounded. The Flatpak version has the same pinout (Connection Diagram) as the Dual In-line Package.

Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6D	DC
Plastic DIP	9B	PC
Flatpak	3L	FC

Logic Diagram



4

Functional Description

The F10416 is a fully decoded bipolar field programmable read only memory organized 256 words by four bits per word. An unterminated emitter-follower output is provided to allow maximum flexibility in output connection. In many applications such as memory expansion, the outputs of many F10416 devices can be tied together. An external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is off.

One Chip Select (\overline{CS}) input is provided for memory array expansion up to 512 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of \overline{CS} from the address without increasing address access time. The device is enabled when \overline{CS} is LOW. When the device is disabled ($\overline{CS} = \text{HIGH}$), all outputs are forced LOW.

The read function is identical to that of a conventional bipolar ROM. That is, a binary address is applied to the A0 through A7 inputs, the chip is selected and data is valid at the outputs after t_{AA} .

In the unprogrammed state the outputs are HIGH. To program LOW levels follow the procedure outlined in the *Programming Specifications* table.

Programming


The F10416 is manufactured with all bits in the logic "1" state. Any desired bit (output) can be programmed to a logic "0" state by following the procedure shown below. One may build a programmer to satisfy the specifications or purchase any of the commercially available programmers which meet these specifications.

Programming Sequence

1. Apply power to the part: $V_{CC} = \text{pin } 16 = \text{GND}$;
 $V_{EE} = \text{pin } 8 = -5.2 \text{ V} \pm 5\%$.
2. Terminate all outputs (pins 11, 12, 14 and 15) with 5 k Ω resistors to $V_{TT} = -2.0 \text{ V}$. Note: all input pins, including \overline{CS} , have internal 50 k Ω pull-down resistors to V_{EE} .

3. Select the word to be programmed by applying the appropriate voltage levels, as shown in the *Programming Specifications* table, to the Address pins (2, 3, 4, 5, 6, 7, 9 and 10).
4. After the address levels are set raise $V_{CP} = \text{Pin 1}$ from 0 V to $+10.5 \text{ V} \pm 0.3 \text{ V}$.
5. After V_{CP} has reached its HIGH level, select the bit to be programmed by applying a HIGH level of $+3.0 \text{ V} \pm 0.1 \text{ V}$ to the output associated with it, *i.e.*, pins 11, 12, 14 or 15. Only one bit (output) at a time may be selected for programming. Uncommitted outputs are terminated as outlined in 2.
6. After the HIGH level ($+3.0 \text{ V}$) has been established at the selected output pin, source a current of $-40 \text{ mA} \pm 4 \text{ mA}$ out of the Chip Select input (pin 13) to program the selected bit; this applied current pulse which is $100 \mu\text{s}$ wide and has an approximate rise time of $1 \mu\text{s}$ is to be furnished by a current sink which clamps at $V_{CLAMP} = -5.9 \text{ V}$.
7. To verify a LOW in the bit just programmed follow this sequence:
 - (a) Remove current pulse from $\overline{\text{CS}}$ pin.
 - (b) Remove applied voltage from selected output pin.
 - (c) Lower V_{CP} from HIGH level to GND.
 - (d) Keep same address but change its levels to normal ECL levels as outlined in the *Programming Specifications* table.
 - (e) Enable the chip by applying a LOW level (V_{IL}) to $\overline{\text{CS}}$ (pin 13), or leave it open.
 - (f) Sense the level at the selected output pin; a LOW level indicates successful programming whereas a HIGH level is a fail indication; in the latter case reprogramming of the bit can be attempted up to a maximum of eight times.
8. To program other bits in the memory repeat steps 3 through 7.

Programming Timing Sequence



*Input pins A_1 and A_7 cannot be lower than $V_{L(min)}$.

F10416

Programming Specifications

Symbol	Characteristic	Min	Recommended Value	Max	Unit	Comment
V _{CC}	Power Supply		0		V	
V _{EE}		-5.46	-5.2	-4.94	V	
V _{TT}	Termination Voltage		-2.0		V	Applied to all outputs
V _{IH}	Chip Select (V _{CLAMP})	-0.1	0	+0.1	V	Max Current is 40 mA during programming
V _{IL}		-5.9	-5.2		V	
V _{IHP}	Address Input Threshold	-0.1	0	+0.1	V	Programming levels
V _{ILP}		-3.1	-3.0	-2.9	V	
V _{IHV}	Address Input Threshold	-0.88	-0.87	-0.86	V	Verify levels
V _{ILV}		-1.76	-1.75	-1.74	V	
V _{CP}	Program Setup Pulse	10.2	10.5	10.8	V	
V _{OP}	Programming Pulse	2.9	3.0	3.1	V	Applied to output to be programmed
I _{CS}	Chip Select Programming Current	36	40	44	mA	At V _{CLAMP} = -5.9 V Min on the Chip Select pin
t _{pcs}	Chip Select Programming Pulse	50	100	180	μs	
t _{rcs}	Chip Select Programming Pulse Rise Time	0.5	1.0	2.0	μs	
t _{pvcp}	V _{CP} Programming Pulse	90	140	220	μs	
t _{rvcp}	V _{CP} Programming Rise Time	0.5	1.0	2.0	μs	
t _{setup}	Setup Time	20			ns	Start time of V _{CP} pulse after address is selected

4

F10416

Guaranteed Operating Ranges

Part Number	Supply Voltage (V _{EE})			Ambient Temperature T _A
	Min	Typ	Max	
F10416XC	-5.46 V	-5.2 V	-4.94 V	-30°C to +85°C

X = Package Type

DC Characteristics: V_{EE} = -5.2 V, V_{CC} = GND, T_A = -30°C to +85°C unless otherwise specified¹

Symbol	Characteristic	Min	Typ	Max	Unit	T _A	Condition
V _{OH}	Output HIGH Voltage	-1060 -960 -890		-890 -810 -700	mV	-30°C +25°C +85°C	V _{IN} = V _{IH(max)} or V _{IL(min)} Loading is 50 Ω to -2.0 V
V _{OL}	Output LOW Voltage	-1890 -1850 -1825		-1675 -1650 -1615	mV	-30°C +25°C +85°C	
V _{OHc}	Output HIGH Voltage	-1080 -980 -910			mv	-30°C +25°C +85°C	
V _{OLc}	Output LOW Voltage			-1655 -1630 -1595	mV	-30°C +25°C +85°C	
V _{IH}	Input HIGH Voltage	-1205 -1105 -1035		890 810 700	mV	-30°C +25°C +85°C	Guaranteed HIGH signal for All Inputs
V _{IL}	Input LOW Voltage	-1890 -1850 -1825		-1500 -1475 -1440	mV	-30°C +25°C +85°C	Guaranteed LOW signal for All Inputs
I _{IH}	Input HIGH Current			200	μA	-30°C to +85°C	V _{IN} = V _{IH(max)}
I _{IL}	Input LOW Current, CS	0.5		150	μA	+25°C	V _{IN} = V _{IL(min)}
I _{EE}	Power Supply Current	-140	-110		mA	+25°C	All Inputs and Outputs Open

AC Characteristics: V_{EE} = -5.2 V ± 5%, V_{CC} = GND, Output Load 50 Ω to -2.0 V, T_A = -30°C to +85°C

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
t _{AA}	Address Access Time ²		11	20	ns	Measured at 50% Points of both Input and Output
t _{ACS}	Chip Select Access Time		4.0	8.0	ns	Measured at 50% Points of both Input and Output

1. See 10K Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

F10422

256 x 4-Bit Static Random Access Memory

F10K ECL Product

Description


The F10422 is a 1024-bit read/write Random Access Memory (RAM), organized 256 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as four active-LOW Bit Select lines.

- Address Access Time–10 ns Max
- Bit Select Access Time–5.0 ns Max
- Four Bits Can be Independently Selected
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation–0.92 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

\overline{WE}	Write Enable Input (Active LOW)
$\overline{BS_0}$ – $\overline{BS_3}$	Bit Select Inputs (Active LOW)
A ₀ –A ₇	Address Inputs
D ₀ –D ₃	Data Inputs
O ₀ –O ₃	Data Outputs


Logic Symbol



VCC = Pin 24
VCCA = Pin 1
VEE = Pin 12

Connection Diagrams

24-Pin DIP (Top View)



Note


The 24-pin flatpak version has the same pinout connections as the Dual In-Line package.

Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

4

Logic Diagram



Functional Description

The F10422 is a fully decoded 1024-bit read/write random access memory, organized 256 words by four bits. Word selection is achieved by means of an 8-bit address, A₀ through A₇.

Four Bit Select inputs are provided for logic flexibility. For larger memories, the fast bit select access time permits the decoding of individual bit selects from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the bit selected, the data at D₀–D₃ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $t_{WSD(min)}$ plus $t_{W(min)}$ to insure a valid write. To read, \overline{WE} is held HIGH and the bit selected. Non-inverted data is then presented at the output (O).

The outputs of the F10422 are unterminated emitter followers, which allow maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F10422 devices together to allow easy expansion. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output.

Truth Table

Inputs			Outputs	Mode
\overline{BS}_n	\overline{WE}	D _n	O _n	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

Each bit has independent \overline{BS} , D, and O, but all have common \overline{WE} .
 L = LOW Voltage Levels = -1.7 V (Nominal)
 H = HIGH Voltage Levels = -0.9 V (Nominal)
 X = Don't Care
 Data = Previously stored data

F10422

DC Characteristics: $V_{EE} = -5.2\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$, $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$ unless otherwise specified¹

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current			220	μA	$V_{IN} = V_{IH(max)}$
I_{IL}	Input LOW Current, $\overline{BS}_0\text{--}\overline{BS}_3$ \overline{WE} , $A_0\text{--}A_7$, $D_0\text{--}D_3$	0.5 -50		170	μA	$V_{IN} = V_{IL(min)}$
I_{EE}	Power Supply Current	-230	-180		mA	All Inputs and Outputs Open


AC Characteristics: $V_{EE} = -5.2\text{ V} \pm 5\%$, $V_{CC} = V_{CCA} = \text{GND}$, Output Load = $50\ \Omega$ and $30\ \text{pF}$ to -2.0 V ,
 $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
Read Timing						
t_{ABS}	Bit Select Access Time		3.0	5.0	ns	<i>Figures 3a, 3b</i>
t_{RBS}	Bit Select Recovery Time		3.0	5.0	ns	
t_{AA}	Address Access Time ²		7.0	10	ns	
Write Timing						
t_w	Write Pulse Width to Guarantee Writing	7.0	5.0		ns	$t_{WSA} = 1\ \text{ns}$ <i>Figure 4</i>
t_{WSD}	Data Setup Time prior to Write	1.0	0		ns	
t_{WHD}	Data Hold Time after Write	2.0	0		ns	$t_w = 7\ \text{ns}$ <i>Figure 4</i>
t_{WSA}	Address Setup Time prior to Write	1.0	0		ns	
t_{WHA}	Address Hold Time after Write	2.0	0		ns	
t_{WSBS}	Bit Select Setup Time prior to Write	1.0	0		ns	
t_{WHBS}	Bit Select Hold Time after Write	2.0	0		ns	
t_{WS}	Write Disable Time		3.0	5.0	ns	Measured at 50% of Input to Valid Output ($V_{IL(max)}$ for V_{OL} or $V_{IH(min)}$ for V_{OH})
t_{WR}	Write Recovery Time		6.0	12	ns	
t_r	Output Rise Time		3.0		ns	Measured between 20% and 80% or 80% and 20%, <i>Figure 2</i>
t_f	Output Fall Time		3.0		ns	
C_{IN}	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7.0	8.0	pF	

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes
 All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 30 \text{ pF}$ including Fixture and Stray Capacitance
 $R_L = 50 \Omega$ to -2.0 V .

Fig. 2 Input Levels





Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Bit Select



b Read Mode Propagation Delay from Address





Fig. 4 Write Mode Timing



4

Note
 Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F10470

4096 x 1-Bit Static Random Access Memory

F10K ECL Product

Description


The F10470 is a 4096-bit read/write Random Access Memory (RAM), organized 4096 words by one bit per word and designed for high-speed scratchpad, control and buffer storage applications. It is available in two speed versions, the F10470 and F10470A. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- **Address Access Time**
F10470-35 ns Max
F10470A-25 ns Max
- **Chip Select Access Time**
F10470-15 ns Max
F10470A-10 ns Max
- **Open-emitter Outputs for Easy Memory Expansion**
- **Power Dissipation-0.20 mW/Bit Typ**
- **Power Dissipation Decreases with Increasing Temperature**

Pin Names


<u>WE</u>	Write Enable Input (Active LOW)
<u>CS</u>	Chip Select Input (Active LOW)
A ₀ -A ₁₁	Address Inputs
D	Data Input
O	Data Output

Logic Symbol



Connection Diagram

18-Pin DIP (Top View)




Note

The 18-pin Flatpak version has the same pinouts (Connection Diagram) as the Dual In-line Package.

Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	8F	DC
Flatpak	3E	FC

Logic Diagram



4

Functional Description

The F10470 is a fully decoded 4096-bit read/write random access memory, organized 4096 words by one bit. Bit selection is achieved by means of a 12-bit address, A₀ through A₁₁.

One Chip Select input is provided for memory array expansion up to 8196 words without the need for external decoding. For larger memories, the fast chip select time permits the decoding of Chip Select, \overline{CS} from the address without increasing address access time.

The read and write operations are controlled by the state of the active-LOW Write Enable (\overline{WE}) input. With \overline{WE} held LOW and the chip selected, the data at D is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $t_{WSD(min)}$ plus $t_{W(min)}$ to insure a valid write. To read, \overline{WE} is held HIGH and the chip selected. Non-inverted data is then presented at the output (O).

The output of the F10470 is an unterminated emitter follower, which allows maximum flexibility in choosing output connection configurations. In many applications it is desirable to tie the outputs of several F10470 devices together. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

Inputs			Output	Mode
\overline{CS}	\overline{WE}	D	O	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

L = LOW Voltage Levels = -1.7 V (Nominal)
 H = HIGH Voltage Levels = -0.9 V (Nominal)
 X = Don't Care
 Data = Previously stored data

F10470

DC Characteristics: $V_{EE} = -5.2\text{ V}$, $V_{CC} = \text{GND}$, $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$ unless otherwise specified¹

Symbol	Characteristic	Min	Typ	Max	Unit	Condition			
I_{IH}	Input HIGH Current			220	μA	$V_{IN} = V_{IH(\text{max})}$			
I_{IL}	Input LOW Current, $\overline{\text{CS}}$, $\overline{\text{WE}}$, A_0 - A_{11} , D	0.5 -50		170	μA	$V_{IN} = V_{IL(\text{min})}$			
I_{EE}	Power Supply Current	-200	-145 -160		mA	<table border="1" style="width: 100%;"> <tr> <td style="width: 50%;">$T_A = 75^\circ\text{C}$</td> <td rowspan="2" style="width: 50%;">All Inputs and Output Open</td> </tr> <tr> <td>$T_A = 0^\circ\text{C}$</td> </tr> </table>	$T_A = 75^\circ\text{C}$	All Inputs and Output Open	$T_A = 0^\circ\text{C}$
$T_A = 75^\circ\text{C}$	All Inputs and Output Open								
$T_A = 0^\circ\text{C}$									

AC Characteristics: $V_{EE} = -5.2\text{ V} \pm 5\%$, $V_{CC} = \text{GND}$, Output Load = $50\ \Omega$ and $30\ \text{pF}$ to -2.0 V , $T_A = 0^\circ\text{C}$ to $+75^\circ\text{C}$


Symbol	Characteristic	F10470		F10470A		Unit	Condition
		Min	Max	Min	Max		
Read Timing							
t_{ACS}	Chip Select Access Time		15		10	ns	<i>Figures 3a, 3b</i>
t_{RCS}	Chip Select Recovery Time		15		10	ns	
t_{AA}	Address Access Time ²		35		25	ns	
Write Timing							
t_w	Write Pulse Width to Guarantee Writing	25		15		ns	Measured at 50% of Input to Valid Output ($V_{IL(\text{max})}$ for V_{OL} or $V_{IH(\text{min})}$ for V_{OH})
t_{WSD}	Data Setup Time prior to Write	5.0		5.0		ns	
t_{WHD}	Data Hold Time after Write	5.0		5.0		ns	
t_{WSA}	Address Setup Time prior to Write	10		10		ns	
t_{WHA}	Address Hold Time after Write	5.0		5.0		ns	
t_{WSCS}	Chip Select Setup Time prior to Write	5.0		5.0		ns	
t_{WHCS}	Chip Select Hold Time after Write	5.0		5.0		ns	
t_{WS}	Write Disable Time		15		15	ns	
t_{WR}	Write Recovery Time		20		20	ns	

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
t_r	Output Rise Time		5.0		ns	Measured between 20% and 80% or 80% and 20% <i>Figure 2</i>
t_f	Output Fall Time		5.0		ns	
C_{IN}	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7.0	8.0	pF	

1. See Family Characteristics for other dc specifications.

2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes
 All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 30\text{ pF}$ including Fixture and Stray Capacitance
 $R_L = 50\ \Omega$ to -2.0 V .

Fig. 2 Input Levels






Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Chip Select




b Read Mode Propagation Delay from Address



4

Fig. 4 Write Mode Timing



Note

Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.

F10474

1024 x 4-Bit Static Random Access Memory

F10K ECL Product

Description


The F10474 is a 4096-bit read/write Random Access Memory (RAM), organized 1024 words by four bits per word. It is designed for high-speed scratchpad, control and buffer storage applications. The device includes full on-chip address decoding, separate Data input and non-inverting Data output lines, as well as an active-LOW Chip Select line.

- Address Access Time—25 ns Max
- Chip Select Access Time—15 ns Max
- Open-emitter Outputs for Easy Memory Expansion
- Power Dissipation—0.20 mW/Bit Typ
- Power Dissipation Decreases with Increasing Temperature

Pin Names

\overline{WE}	Write Enable Input (Active LOW)
\overline{CS}	Chip Select Input (Active LOW)
A ₀ –A ₉	Address Inputs
D ₀ –D ₃	Data Inputs
O ₀ –O ₃	Data Outputs


Logic Symbol



V_{CC} = Pin 24
V_{CCA} = Pin 1
V_{EE} = Pin 12
NC = Pin 10

Connection Diagram

24-Pin DIP (Top View)




Note

The 24-pin flatpak version has the same pinout connections as the Dual In-Line package.

Ordering Information (See Section 5)

Package	Outline	Order Code
Ceramic DIP	6Y	DC
Flatpak	4V	FC

Logic Diagram



Functional Description

The F10474 is a fully decoded 4096-bit read/write random access memory, organized 1024 words by four bits. Word selection is achieved by means of a 10-bit address, A₀ through A₉.

The read and write operations are controlled by the state of the active-LOW Write Enable (WE) input. With WE held LOW and the chip selected, the data at D₀-D₃ is written into the addressed location. Since the write function is level triggered, data must be held stable for at least $t_{WSD(min)}$ plus $t_{w(min)}$ to insure a valid write. To read, WE is held HIGH and the chip selected. Non-inverted data is then presented at the outputs (O₀-O₃).

The outputs of the F10474 are unterminated emitter followers, which allow maximum flexibility in output connection configurations. In many applications such as memory expansion, the outputs of many F10474

devices can be tied together. In other applications the wired-OR need not be used. In either case an external 50 Ω pull-down resistor to -2 V or an equivalent network must be used to provide a LOW at the output when it is OFF.

Truth Table

Inputs			Outputs	Mode
CS	WE	D _n	O _n	
H	X	X	L	Not Selected
L	L	L	L	Write "0"
L	L	H	L	Write "1"
L	H	X	Data	Read

L = LOW Voltage Levels = -1.7 V (Nominal)
 H = HIGH Voltage Levels = -0.9 V (Nominal)
 X = Don't Care
 Data = Previously stored data

F10474

4

DC Characteristics: $V_{EE} = -5.2 V \pm 5\%$, $V_{CC} = V_{CCA} = GND$, $T_A = 0^\circ C$ to $+75^\circ C$ unless otherwise specified¹


Symbol	Characteristic	Min	Typ	Max	Unit	Condition
I_{IH}	Input HIGH Current			220	μA	$V_{IN} = V_{IH(max)}$
I_{IL}	Input LOW Current, \overline{CS} , \overline{WE} , $A_0 - A_{11}$, D	0.5 -50		170	μA	$V_{IN} = V_{IL(min)}$
I_{EE}	Power Supply Current	-200	-160		mA	Inputs and Outputs Open

AC Characteristics: $V_{EE} = -5.2 V \pm 5 V$, $V_{CC} = V_{CCA} = GND$, Output Load = 50 Ω and 30 pF to $-2.0 V$,
 $T_A = 0^\circ C$ to $75^\circ C$

Symbol	Characteristic	Min	Typ	Max	Unit	Condition
Read Timing						
t_{ACS}	Chip Select Access Time		10	15	ns	<i>Figures 3a, 3b</i>
t_{RCS}	Chip Select Recovery Time		10	15	ns	
t_{AA}	Address Access Time ²		20	25	ns	
Write Timing						
t_W	Write Pulse Width to Guarantee Writing	16	10		ns	$t_{WSA} = 10$ ns <i>Figure 4</i>
t_{WSD}	Data Setup Time prior to Write	5.0	1.0		ns	
t_{WHD}	Data Hold Time after Write	5.0	1.0		ns	$t_W = 16$ ns <i>Figure 4</i>
t_{WSA}	Address Setup Time prior to Write	10	3.0		ns	
t_{WHA}	Address Hold Time after Write	4.0	1.0		ns	
t_{WSCS}	Chip Select Setup Time prior to Write	5.0	1.0		ns	
t_{WHCS}	Chip Select Hold Time after Write	5.0	1.0		ns	
t_{WS}	Write Disable Time		6.0	15	ns	
t_{WR}	Write Recovery Time		8.0	20	ns	
t_r	Output Rise Time		5.0		ns	Measured between 20% and 80% or 80% and 20%, <i>Figure 2</i>
t_f	Output Fall Time		5.0		ns	
C_{IN}	Input Pin Capacitance		4.0	5.0	pF	Measured with a Pulse Technique
C_{OUT}	Output Pin Capacitance		7.0	8.0	pF	

1. See Family Characteristics for other dc specifications.
2. The maximum address access time is guaranteed to be the worst case bit in the memory using a pseudorandom testing pattern.

Fig. 1 AC Test Circuit



Notes

All Timing Measurements Referenced to 50% of Input Levels
 $C_L = 30\text{ pF}$ including Fixture and Stray Capacitance
 $R_L = 50\ \Omega$ to -2.0 V .

Fig. 2 Input Levels





Fig. 3 Read Mode Timing

a Read Mode Propagation Delay from Chip Select



b Read Mode Propagation Delay from Address






Fig. 4 Write Mode Timing



4

Note
 Timing Diagram represents one solution which results in an optimum cycle time. Timing may be changed to fit various applications as long as the worst case limits are not violated.




Product Index, Selection Guide and Definitions	1
Family Overview	2
F100K Data Sheets	3
F10K Data Sheets	4
Ordering Information and Package Outlines	5
Field Sales Offices, Distributor Locations	6

Chapter 5

Ordering Information/ Package Outlines

Specific ordering codes are listed on each data sheet in Chapters 3 and 4. The Product Index and Selection Guide given in Chapter 1 list only the "basic device numbers." This basic number is used to form part of a simplified purchasing code where the package type is defined as follows:



Thermal Resistance (Typical)

Package Styles	θ_{JC} ($^{\circ}\text{C}/\text{W}$)	θ_{JA} ($^{\circ}\text{C}/\text{W}$)
	Fluid Bath	Still Air
3L	18	164
4J	14	78
4Q	8	140
4V	35	190
6D	15	82
6Y	25	75
9B	41	118

5

Temperature Range — One basic temperature grade is specified in this databook:

C = Commercial
0 $^{\circ}\text{C}$ to +85 $^{\circ}\text{C}$

Package Code — One letter represents the basic package type. Different package outlines exist within each package type to accommodate varying die sizes and number of pins, as indicated below:

D — Ceramic/Hermetic Dual In-line
4J, 6D, 6Y, 8F


F — Flatpak
3E, 3L, 4Q, 4V

P — Plastic Dual In-line
9B

Package Outlines — The package outlines indicated by the codes above are shown in the detailed outline drawings in this section.

Package Outlines

3E 18-Pin Cerpak




Notes

Pins are tin-plated alloy 42 or equivalent
 Cap and base are black alumina (AL₂O₃).
 Package weight is 0.9 Grams.
 †These dimensions include misalignment,
 glass overrun, etc....

5

3L 16-Pin Cerpak




Notes

Pins are tin-plated alloy 42 or equivalent
 Cap and base are black alumina (AL₂O₃).
 Package weight is 0.5 Grams.
 †These dimensions include misalignment,
 glass over-run, etc....

All dimensions in inches **bold** and millimeters (parentheses).


4J 16-Pin Ceramic DIP



Notes

Pins are tin-plated alloy 42 or equivalent. Pins are intended for insertion in hole rows on **.300** (7.62) centers. Pins are purposely shipped with "positive" misalignment to facilitate insertion. Board-drilling dimensions should equal your practice for **.020** (0.51) diameter pin. Hermetically sealed alumina package. *The **.037-.027** (0.94-.686) dimension does not apply to the corner pins. Package weight is 1.0 grams.

4Q 24-Pin Quad Cerpak




Notes

Pins are tin-plated alloy 42 or equivalent. Base is BeO and cap is alumina (white). Package weight is 0.7 grams. †This dimension includes misalignment, glass over-run, etc....

All dimensions in inches **bold** and millimeters (parentheses).

Package Outlines


4V 24-Pin Quad Cerpak



Notes

Pins are tin-plated alloy 42 or equivalent.
 Base and cap is alumina (black).
 Package weight is 0.7 grams.
 †This dimension includes misalignment,
 glass over-run, etc....

6D 16-Pin Vitreous Glass MSI DIP




Notes

Pins are tin-plated kovar or nickel alloy 42.
 Pins are intended for insertion in hole rows
 on $.300$ (7.62) centers.
 Pins are purposely shipped with "positive"
 misalignment to facilitate insertion.
 Board-drilling dimensions should equal
 your practice for $.030$ (0.76) diameter pins.
 Hermetically sealed alumina package
 (black).
 *The $.037$ – $.027$ (0.94–0.68) dimension does
 not apply to the corner pins.
 Package weight is 2.2 grams.

All dimensions in inches **bold** and millimeters (parentheses).

Package Outlines


6Y 24-Pin Ceramic DIP



Notes

Pins are tin-plated alloy 42 or equivalent. Package material is alumina. Pins are intended for insertion in rows on .400 (10.16) centers. Pins are purposely shipped with "positive" misalignment to facilitate insertion. Package weight is 5.0 grams. †These dimensions include misalignment, glass over-run, etc.... ††This dimension is measured from CL to CL of pins.

8F 18-Pin Ceramic DIP (LSI)




Notes

Pins are tin-plated alloy 42 or equivalent. Pins are intended for insertion in hole rows on .300 (7.62) centers. Pins are purposely shipped with "positive" misalignment to facilitate insertion. Board-drilling dimensions should equal your practice for .030 (.762) diameter holes. Hermetically sealed alumina package. *Does not apply to the corner pins. Package weight is 2.7 grams. †This dimension includes misalignment, glass over-run, etc....

All dimensions in inches **bold** and millimeters (parentheses).


Package Outlines

9B 16-Pin Plastic DIP



Notes

Pins are tin-plated alloy 42 or equivalent. Package material varies depending on the product line. Pins are intended for insertion in hole rows on $.300$ (7.62) centers. Pins are purposely shipped with "positive" misalignment to facilitate insertion. Board-drilling dimensions should equal your practice for $.020$ (0.51) diameter pin. The $.037$ - $.027$ (0.94 - 0.69) dimension does not apply to the corner pins. Package weight is 1.0 grams. Add 7 mils flash on all sides to maximum package dimensions.



Product Index, Selection Guide and Definitions	1
Family Overview	2
F100K Data Sheets	3
F10K Data Sheets	4
Ordering Information and Package Outlines	5
Field Sales Offices, Distributor Locations	6

Fairchild Semiconductor

Franchised Distributors

United States and Canada

Alabama

Hall Mark Electronics
4900 Bradford Drive
Huntsville, Alabama 35807
Tel: 205-837-8700 TWX: 810-726-2187

Hamilton/Avnet Electronics
4692 Commercial Drive
Huntsville, Alabama 35805
Tel: 205-837-7210 TWX: 810-726-2162

Schweber Electronics
2227 Drake Avenue S.W.
Huntsville, Alabama 35805
Tel: 205-882-2200

Arizona

Hamilton/Avnet Electronics
505 South Madison Drive
Tempe, Arizona 85281
Tel: 602-231-5100 TWX: 910-950-0077

Kierulff Electronics
4134 East Wood Street
Phoenix, Arizona 85040
Tel: 602-243-4101 TWX: 910-951-1550

Wyle Distribution Group
8155 North 24th Avenue
Phoenix, Arizona 85021
Tel: 602-249-2232 TWX: 910-951-4282

California

Anthem Electronics, Inc.
21730 Nordhoff Street
Chatsworth, California 91311
Tel: 213-700-1000 TWX: 910-493-2083

Anthem Electronics, Inc.
4125 Sorrento Valley Blvd.
San Diego, California 92121
Tel: 714-279-5200 TWX: 910-335-1515

Anthem Electronics, Inc.
174 Component Drive
San Jose, California 95131
Tel: 408-946-8000 TWX: 910-338-2038

Anthem Electronics, Inc.
2661 Dow Avenue
Tustin, California 92680
Tel: 714-730-8000 TWX: 910-595-1583

Arrow Electronics
19748 Dearborn Street
Chatsworth, California 91311
Tel: 213-701-7500 TWX: 910-493-2086

Arrow Electronics
9511 Ridge Haven Court
San Diego, California 92123
Tel: 714-565-4800 TWX: 910-335-1195

Arrow Electronics
521 Weddell Avenue
Sunnyvale, California 94086
Tel: 408-745-6600 TWX: 910-339-9371

Avnet Electronics
350 McCormick Avenue
Costa Mesa, California 92626
Tel: 714-754-6111 (Orange County)
213-558-2345 (Los Angeles)
TWX: 910-595-1928

Bell Industries
Electronic Distributor Division
1161 N. Fair Oaks Avenue
Sunnyvale, California 94086
Tel: 408-734-8570 TWX: 910-339-9378

Hamilton/Avnet Electronics
3170 Pullman Avenue
Costa Mesa, California 92626
Tel: 714-641-1850 TWX: 910-595-2638

Hamilton Electro Sales
10912 West Washington Blvd.
Culver City, California 90230
Tel: 213-558-2121 TWX: 910-340-6364

Hamilton/Avnet Electronics
4103 North Gate Blvd.
Sacramento, California 95348
Tel: 916-920-3150

Hamilton/Avnet Electronics
4545 Viewridge Avenue
San Diego, California 92123
Tel: 714-571-7527 TWX: 910-335-1216

Hamilton/Avnet Electronics
1175 Bordeaux Drive
Sunnyvale, California 94086
Tel: 408-743-3355 TWX: 910-339-9332

Schweber Electronics
17811 Gillette Avenue
Irvine, California 92714
Tel: 714-556-3880

Sertech Laboratories**
2120 Main Street, Suite 190
Huntington Beach, California 92647
Tel: 714-960-1403

Wyle Distribution Group
124 Maryland Street
El Segundo, California 90245
Tel: 213-322-8100 TWX: 910-348-7140

Wyle Distribution Group
Military Product Division
17872 Cowan Avenue
Irvine, California 92714
Tel: 714-851-9953
Telex: 910-595-1572

Wyle Distribution Group
18910 Teller Avenue
Irvine, California 92715
Tel: 714-851-9955

Wyle Distribution Group
9525 Chesapeake
San Diego, California 92123
Tel: 714-565-9171 TWX: 910-335-1590

Wyle Distribution Group
3000 Bowers Avenue
Santa Clara, California 95051
Tel: 408-727-2500 TWX: 910-338-0541

Zeus Components, Inc.
1130 Hawk Circle
Anaheim, California 92807
Tel: 714-632-6880

Colorado

Arrow Electronics
2121 South Hudson
Denver, Colorado 80222
Tel: 303-758-2100 TWX: 910-331-0552

Bell Industries
8155 West 48th Avenue
Wheatridge, Colorado 80033
Tel: 303-424-1985 TWX: 910-938-0393

Hamilton/Avnet Electronics
8765 E. Orchard Rd., Suite 708
Englewood, Colorado 80111
Tel: 303-740-1000 TWX: 910-935-0787

Wyle Distribution Group
451 East 124th Avenue
Thornton, Colorado 80241
Tel: 303-457-9953 TWX: 910-936-0770

Connecticut

Arrow Electronics
12 Beaumont Road
Wallingford, Connecticut 06492
Tel: 203-265-7741 TWX: 710-476-0162

Hamilton/Avnet Electronics
Commerce Drive, Commerce Park
Danbury, Connecticut 06810
Tel: 203-797-2800 TWX: 710-546-9974

Harvey Electronics
112 Main Street
Norwalk, Connecticut 06851
Tel: 203-853-1515 TWX: 710-468-3373

Schweber Electronics
Finance Drive
Commerce Industrial Park
Danbury, Connecticut 06810
Tel: 203-792-3500 TWX: 710-456-9405

Florida

Arrow Electronics
1001 Northwest 62nd Street
Suite 108
Ft. Lauderdale, Florida 33309
Tel: 305-776-7790 TWX: 510-955-9456

Arrow Electronics
50 Woodlake Drive West
Building B
Palm Bay, Florida 32905
Tel: 305-725-1480 TWX: 510-959-6337

Arrow Electronics
50 Woodlake Drive West
Building B
Palm Bay, Florida 32905
Tel: 305-725-1480 TWX: 510-959-6337

Chip Supply**
1607 Forsyth Road
Orlando, Florida 32807
Tel: 305-275-3810

Hall Mark Electronics
1671 West McNab Road
Ft. Lauderdale, Florida 33309
Tel: 305-971-9280 TWX: 510-956-3092

Hall Mark Electronics
7233 Lake Ellenor Drive
Orlando, Florida 32809
Tel: 305-855-4020 TWX: 810-850-0183

** This distributor carries Fairchild *d/e* products only.

Fairchild Semiconductor

Hamilton/Avnet Electronics
6801 N.W. 15th Way
Ft. Lauderdale, Florida 33309
Tel: 305-971-2900 TWX: 510-956-3097

Hamilton/Avnet Electronics
3197 Tech Drive, North
St. Petersburg, Florida 33702
Tel: 813-576-3930 TWX: 810-863-0374

Schweber Electronics
2830 North 28th Terrace
Hollywood, Florida 33020
Tel: 305-927-0511 TWX: 510-954-0304

Georgia

Arrow Electronics
2979 Pacific Drive
Norcross, Georgia 30071
Tel: 404-449-8252 TWX: 810-766-0439

Hall Mark Electronics
6410 Atlantic Blvd., Suite 115
Norcross, Georgia 30071
Tel: 404-447-7500 TWX: 810-766-4510

Hamilton/Avnet Electronics
5825-D Peachtree Corners East
Norcross, Georgia 30092
Tel: 404-447-7500 TWX: 810-766-0432

Schweber Electronics
303 Research Drive
Norcross, Georgia 30092
Tel: 404-449-9170

Illinois

Arrow Electronics
492 Lunt Avenue
Schaumburg, Illinois 60193
Tel: 312-893-9420 TWX: 910-291-3544

Hall Mark Electronics
1177 Industrial Drive
Bensenville, Illinois 60106
Tel: 312-860-3800 TWX: 910-651-0185

Hamilton/Avnet Electronics
1130 Thorndale Avenue
Bensenville, Illinois 60106
Tel: 312-860-7780 TWX: 910-227-0060

Kierulff Electronics
1536 Landmeier Road
Elk Grove Village, Illinois 60007
Tel: 312-640-0200 TWX: 910-227-3166

Schweber Electronics
904 Cambridge Avenue
Elk Grove Village, Illinois 60007
Tel: 312-364-3750 TWX: 910-222-3453

Indiana

Arrow Electronics
2718 Rand Road
Indianapolis, Indiana 46241
Tel: 317-243-9353 TWX: 810-341-3119

Graham Electronics Supply, Inc.
133 S. Pennsylvania Street
Indianapolis, Indiana 46204
Tel: 317-834-8202 TWX: 810-341-3481

Franchised Distributors

Hamilton/Avnet Electronics
485 Gradle Drive
Carmel, Indiana 46032
Tel: 317-844-9333 TWX: 810-260-3966

Pioneer Electronics
6408 Castle Place Drive
Indianapolis, Indiana 46250
Tel: 317-849-7300 TWX: 810-260-1794

Iowa

Arrow Electronics
1930 St. Andrews N.E.
Cedar Rapids, Iowa 52402
Tel: 319-395-7230

Schweber Electronics
5270 N. Park Place N.E.
Cedar Rapids, Iowa 52402
Tel: 319-373-1417

Kansas

Hall Mark Electronics
10815 Lakeview Drive
Lenexa, Kansas 66215
Tel: 913-888-4747 TWX: 910-749-6620

Hamilton/Avnet Electronics
9219 Quivira Road
Overland Park, Kansas 66215
Tel: 913-888-8900 TWX: 910-743-0005

Schweber Electronics
10300 W. 103rd
Kansas City, Kansas 66109
Tel: 816-492-2921

Maryland

Arrow Electronics
4801 Benson Avenue
Baltimore, Maryland 21227
Tel: 301-247-5200 TWX: 710-236-9005

Hall Mark Electronics
6655 Amberton Drive
Baltimore, Maryland 21227
Tel: 301-796-9300 TWX: 710-862-1942

Hamilton/Avnet Electronics
6822 Oak Hall Lane
Columbia, Maryland 21045
Tel: 301-995-3500 TWX: 710-862-1861

Schweber Electronics
9218 Gaither Road
Gaithersburg, Maryland 20760
Tel: 301-840-5900 TWX: 710-828-9749

Massachusetts

Arrow Electronics
Arrow Drive
Woburn, Massachusetts 01801
Tel: 617-933-8130 TWX: 710-392-6770

Gerber Electronics
128 Carnegie Row
Norwood, Massachusetts 02062
Tel: 617-329-2400 TWX: 710-336-1987

Hamilton/Avnet Electronics
50 Tower Office Park
Woburn, Massachusetts 01801
Tel: 617-273-7500 TWX: 710-393-0382

United States and Canada

Harvey Electronics
44 Hartwell Avenue
Lexington, Massachusetts 02173
Tel: 617-861-9200 TWX: 710-326-6617

Schweber Electronics
25 Wiggins Avenue
Bedford, Massachusetts 01730
Tel: 617-275-5100 TWX: 710-326-0268

Sertech Laboratories**
1 Peabody Street
Salem, Massachusetts 01970
Tel: 617-745-2450 TWX: 710-347-0223

Michigan

Arrow Electronics
3810 Varsity Drive
Ann Arbor, Michigan 48104
Tel: 313-971-8220 TWX: 810-223-6020

Hamilton/Avnet Electronics
2215 29th Street S.E.
Space A5
Grand Rapids, Michigan 49508
Tel: 616-243-8805 TWX: 810-273-6921

Hamilton/Avnet Electronics
32487 Schoolcraft
Livonia, Michigan 48150
Tel: 313-522-4700 TWX: 810-242-8775

Pioneer Electronics
13485 Stamford
Livonia, Michigan 48150
Tel: 313-525-1800 TWX: 810-242-3271

Schweber Electronics
12060 Hubbard Avenue
Livonia, Michigan 48150
Tel: 313-525-8100 TWX: 810-242-2983

Minnesota

Arrow Electronics
5230 West 73rd Street
Edina, Minnesota 55435
Tel: 612-830-1800 TWX: 910-576-3125

Hall Mark Electronics
7838 12th Avenue South
Bloomington, Minnesota 55420
Tel: 612-854-3233

Hamilton/Avnet Electronics
10300 Bren Road East
Minnetonka, Minnesota 55343
Tel: 612-932-0600 TWX: 910-576-2720

Schweber Electronics
7422 Washington Avenue S.
Eden Prairie, Minnesota 55344
Tel: 612-941-5280 TWX: 910-576-3167

Missouri

Arrow Electronics
2380 Schuetz Road
St. Louis, Missouri 63141
Tel: 314-567-6888 TWX: 910-764-0882

Hall Mark Electronics
13789 Rider Trail
Earth City, Missouri 63045
Tel: 314-291-5350 TWX: 910-762-0672

**This distributor carries Fairchild die products only.

Fairchild Semiconductor

Hamilton/Avnet Electronics
13743 Shoreline Court, East
Earth City, Missouri 63045
Tel: 314-344-1200 TWX: 910-762-0684

Schweber Electronics
502 Earth City Expressway
Earth City, Missouri 63045
Tel: 314-739-0526

New Hampshire
Arrow Electronics
1 Perimeter Road
Manchester, New Hampshire 03103
Tel: 603-668-6968 TWX: 710-220-1684

Schweber Electronics
Bedford Farms Building 2
Kilton and South River Roads
Manchester, New Hampshire 03102
Tel: 603-625-2250

New Jersey
Arrow Electronics
Pleasant Valley Avenue
Moorestown, New Jersey 08057
Tel: 609-235-1900 TWX: 710-897-0829

Arrow Electronics
285 Midland Avenue
Saddle Brook, New Jersey 07662
Tel: 201-797-5800 TWX: 710-988-2206

Arrow Electronics
2 Industrial Road
Fairfield, New Jersey 07006
Tel: 201-575-5300

Hall Mark Electronics
Springdale Business Center
2091 Springdale Road
Cherry Hill, New Jersey 08003
Tel: 609-424-0880 TWX: 710-940-0660

Hamilton/Avnet Electronics
10 Industrial Road
Fairfield, New Jersey 07006
Tel: 201-575-3390 TWX: 710-734-4388

Hamilton/Avnet Electronics
#1 Keystone Avenue
Cherry Hill, New Jersey 08003
Tel: 609-424-0100 TWX: 710-940-0262

Schweber Electronics
18 Madison Road
Fairfield, New Jersey 07006
Tel: 201-227-7880 TWX: 710-734-4305

New Mexico
Arrow Electronics
2460 Alamo Avenue S.E.
Albuquerque, New Mexico 87106
Tel: 505-243-4566 TWX: 910-989-1679

Bell Industries
11728 Linn Avenue N.E.
Albuquerque, New Mexico 87123
Tel: 505-292-2700 TWX: 910-989-0625

Hamilton/Avnet Electronics
2524 Baylor Drive, S.E.
Albuquerque, New Mexico 87106
Tel: 505-765-1500 TWX: 910-989-0614

Franchised Distributors

New York
Arrow Electronics
900 Broadhollow Road
Farmingdale, New York 11735
Tel: 516-694-6800
TWX: 510-224-6155 & 510-224-6126

Arrow Electronics
20 Oser Avenue
Hauppauge, New York 11787
Tel: 516-231-1000 TWX: 510-227-6623

Arrow Electronics
P.O. Box 370
7705 Maltage Drive
Liverpool, New York 13088
Tel: 315-652-1000 TWX: 710-545-0230

Arrow Electronics
30000 Winton Road South
Rochester, New York 14623
Tel: 716-275-0300 TWX: 510-253-4766

Hamilton/Avnet Electronics
5 Hub Drive
Melville, New York 11746
Tel: 516-454-6000 TWX: 510-224-6166

Hamilton/Avnet Electronics
333 Metro Park
Rochester, New York 14623
Tel: 716-475-9130 TWX: 510-253-5470

Hamilton/Avnet Electronics
16 Corporate Circle
E. Syracuse, New York 13057
Tel: 315-437-2642 TWX: 710-541-1560

Harvey Electronics
60 Crossways Park West
Woodbury, New York 11797
Tel: 516-921-8920 TWX: 510-221-2184

Schweber Electronics
Jericho Turnpike
Westbury, L.I., New York 11590
Tel: 516-334-7474 TWX: 510-222-3660

Schweber Electronics
3 Town Line Circle
Rochester, New York 14623
Tel: 716-424-2222

Summit Distributors, Inc.
916 Main Street
Buffalo, New York 14202
Tel: 716-884-3450 TWX: 710-522-1692

Zeus Components, Inc.
100 Midland Avenue
Port Chester, New York 10573
Tel: 914-937-7400 TWX: 710-567-1248

North Carolina
Arrow Electronics
938 Burke Street
Winston Salem, North Carolina 27102
Tel: 919-725-8711 TWX: 510-931-3169

Arrow Electronics
3117 Poplarwood Court, Suite 123
Raleigh, North Carolina 27625
Tel: 919-876-3132 TWX: 510-928-1856

United States and Canada

Hall Mark Electronics
5237 North Blvd.
Raleigh, North Carolina 27604
Tel: 919-872-0712 TWX: 510-928-1831

Hamilton/Avnet Electronics
2803 Industrial Drive
Raleigh, North Carolina 27609
Tel: 919-829-8030 TWX: 510-928-1836

Schweber Electronics
5285 North Blvd.
Raleigh, North Carolina 27604
Tel: 919-876-0000

Ohio
Arrow Electronics
7620 McEwen Road
Centerville, Ohio 45459
Tel: 513-435-5563 TWX: 810-459-1611

Arrow Electronics
6238 Cochran Road
Solon, Ohio 44139
Tel: 216-248-3990 TWX: 810-427-9409

Hall Mark Electronics
175 Alpha Park
Highland Heights, Ohio 44143
Tel: 216-473-2907

Hall Mark Electronics
6130 Sundbury Road, Suite B
Westerville, Ohio 43081
Tel: 614-891-4555

Hamilton/Avnet Electronics
954 Senate Drive
Dayton, Ohio 45459
Tel: 513-433-0610 TWX: 810-450-2531

Hamilton/Avnet Electronics
4588 Emery Industrial Parkway
Warrensville Heights, Ohio 44128
Tel: 216-831-3500 TWX: 810-427-9452

Pioneer Electronics
4800 E. 131st Street
Cleveland, Ohio 44105
Tel: 216-587-3600 TWX: 810-422-2211

Pioneer Electronics
4433 Interpoint Blvd.
Dayton, Ohio 45424
Tel: 513-236-9900 TWX: 810-459-1622

Schweber Electronics
23880 Commerce Park Road
Beachwood, Ohio 44122
Tel: 216-464-2970 TWX: 810-427-9441

Schweber Electronics
7865 Paragon Road
Dayton, Ohio 45459
Tel: 513-439-1800

Oklahoma
Hall Mark Electronics
5460 S. 103rd East Avenue
Tulsa, Oklahoma 74145
Tel: 918-665-3200 TWX: 910-845-2290

6

Fairchild Semiconductor

Oregon

Hamilton/Avnet Electronics
6024 S.W. Jean Road
Building C, Suite 10
Lake Oswego, Oregon 97034
Tel: 503-635-8157 TWX: 910-455-8179

Pennsylvania

Arrow Electronics
650 Seco Road
Monroeville, Pennsylvania 15146
Tel: 412-856-7000 TWX: 710-797-3894

Pioneer Electronics
259 Kappa Drive
Pittsburgh, Pennsylvania 15238
Tel: 412-782-2300 TWX: 710-795-3122

Schweber Electronics
101 Rock Road
Horsham, Pennsylvania 19044
Tel: 215-441-0600 TWX: 510-665-6540

Texas

Arrow Electronics
13715 Gamma Road
Dallas, Texas 75234
Tel: 214-386-7500 TWX: 910-860-5377

Arrow Electronics
10700 Corporate Drive, Suite 100
Stafford, Texas 77477
Tel: 713-491-4100 TWX: 910-880-4439

Arrow Electronics
10125 Metropolitan Drive
Austin, Texas 78758
Tel: 512-835-4180 TWX: 910-874-1348

Hall Mark Electronics
12211 Technology Blvd.
Austin, Texas 78759
Tel: 512-258-8848 TWX: 910-874-2031

Hall Mark Electronics
11333 Page Mill Drive
Dallas, Texas 75243
Tel: 214-343-5000 TWX: 910-867-4721

Hall Mark Electronics
8000 Westglen
Houston, Texas 77063
Tel: 713-781-6100 TWX: 910-881-2711

Hamilton/Avnet Electronics
2401 Rutland Drive
Austin, Texas 78758
Tel: 512-837-8911 TWX: 910-874-1319

Hamilton/Avnet Electronics
8750 Westpark
Houston, Texas 77063
Tel: 713-780-1771 TWX: 910-881-5523

Hamilton/Avnet Electronics
2111 W. Walnut Hill Lane
Irving, Texas 75062
Tel: 214-659-4111 TWX: 910-860-5929

Schweber Electronics
4202 Beltway Drive
Dallas, Texas 75234
Tel: 214-661-5010 TWX: 910-860-5493

Franchised Distributors

Schweber Electronics
10625 Richmond, Suite 100
Houston, Texas 77042
Tel: 713-784-3600 TWX: 910-881-4836

Schweber Electronics
111 W. Anderson Lane
Austin, Texas 78752
Tel: 512-458-8253

Sterling Electronics
4201 Southwest Freeway
Houston, Texas 77027
Tel: 713-627-9800 TWX: 910-881-5042
Telex: STELECO HOUA 77-5299

Sterling Electronics
23358 Kramer Lane
Austin, Texas 78758
Tel: 512-836-1341

Sterling Electronics
11090 Stemmons Freeway
Dallas, Texas 75229

Zeus Components, Inc.
14001 Goldmark, Suite 250
Dallas, Texas 75240
Tel: 214-783-7010

Utah

Arrow Electronics
4980 Amelia Earhart Drive
Salt Lake City, Utah 84116
Tel: 801-539-1135

Bell Industries
3639 West 2150 South
Salt Lake City, Utah 84120
Tel: 801-972-6969 TWX: 910-925-5686

Hamilton/Avnet Electronics
1585 West 2100 South
Salt Lake City, Utah 84119
Tel: 801-972-2800 TWX: 910-925-4018

Washington

Arrow Electronics
14320 N.E. 21st Street
Bellevue, Washington 98005
Tel: 206-643-4800 TWX: 910-443-3033

Hamilton/Avnet Electronics
14212 N.E. 21st Street
Bellevue, Washington 98005
Tel: 206-453-5844 TWX: 910-443-2469

Radar Electronic Co., Inc.
168 Western Avenue W.
Seattle, Washington 98119
Tel: 206-282-2511 TWX: 910-444-2052

Wyle Distribution Group
1750 132nd Avenue N.E.
Bellevue, Washington 98005
Tel: 206-453-8300 TWX: 910-443-2526

Wisconsin

Arrow Electronics
430 W. Rawson Avenue
Oakcreek, Wisconsin 53154
Tel: 414-764-6600 TWX: 910-262-1193

United States and Canada

Hall Mark Electronics
9657 South 20th Street
Oakcreek, Wisconsin 53154
Tel: 414-761-3000

Hamilton/Avnet Electronics
2975 South Moorland Road
New Berlin, Wisconsin 53151
Tel: 414-784-4510 TWX: 910-262-1182

Schweber Electronics
150 Sunnyslope Road, Suite 120
Brookfield, Wisconsin 53005
Tel: 414-784-9020

Canada

Future Electronics Inc.
4800 Dufferin Street
Downsview, Ontario, M3H 5S8, Canada
Tel: 416-663-5563

Future Electronics Inc.
Baxter Center
1050 Baxter Road
Ottawa, Ontario, K2C 3P2, Canada
Tel: 613-820-8313

Future Electronics Inc.
237 Hymus Blvd.
Pointe Clare (Montreal), Quebec, H9R 5C7, Canada
Tel: 514-694-7710 TWX: 610-421-3251

Hamilton/Avnet Canada Ltd.
6845 Rexwood Road, Units 3-4-5
Mississauga, Ontario, L4V 1R2, Canada
Tel: 416-677-7432 TWX: 610-492-8867

Hamilton/Avnet Canada Ltd.
210 Colonnade Road
Nepean, Ontario, K2E 7L5, Canada
Tel: 613-226-1700 Telex: 0534-971

Hamilton/Avnet Canada Ltd.
2670 Sabourin Street
St. Laurent, Quebec, H4S 1M2, Canada
Tel: 514-331-6443 TWX: 610-421-3731

Semad Electronics Ltd.
620 Meloche Avenue
Dorval, Quebec, H9P 2P4, Canada
Tel: 604-299-8866 TWX: 610-422-3048

Semad Electronics Ltd.
864 Lady Ellen Place
Ottawa, Ontario K1Z 5M2, Canada
Tel: 613-722-6571 TWX: 610-562-1923

Semad Electronics, Ltd.
105 Brisbane Avenue
Downsview, Ontario, M3J 2K6, Canada
Tel: 416-663-5650 TWX: 610-492-2510

Fairchild Semiconductor

Sales Offices

United States and Canada

Alabama

Huntsville Office
555 Sparkman Drive, Suite 1030
Huntsville, Alabama 35805
Tel: 205-837-8960

Arizona

Phoenix Office
2255 West Northern Road, Suite B112
Phoenix, Arizona 85021
Tel: 602-864-1000 TWX: 910-951-1544

California

Los Angeles Office*
Crocker Bank Bldg.
15760 Ventura Blvd., Suite 1027
Encino, California 91436
Tel: 213-990-9800 TWX: 910-495-1776

San Diego Office*

4355 Ruffin Road, Suite 100
San Diego, California 92123
Tel: 714-557-1332

Santa Ana Office*

1570 Brookhollow Drive, Suite 206
Santa Ana, California 92705
Tel: 714-557-7350 TWX: 910-595-1109

Santa Clara Office*

3333 Bowers Avenue, Suite 299
Santa Clara, California 95051
Tel: 408-987-9530 TWX: 910-338-0241

Colorado

Denver Office
7200 East Hampden Avenue, Suite 206
Denver, Colorado 80224
Tel: 303-758-7924

Connecticut

Danbury Office
250 Pomeroy Avenue
Meriden, Connecticut 06450
Tel: 203-634-8722

Florida

Ft. Lauderdale Office
Executive Plaza, Suite 112
1001 Northwest 62nd Street
Ft. Lauderdale, Florida 33309
Tel: 305-771-0320 TWX: 510-955-4098

Orlando Office*

Crane's Roost Office Park
399 Whooping Loop
Altamonte Springs, Florida 32701
Tel: 305-834-7000 TWX: 810-850-0152

Georgia

Norcross Office
3220 Pointe Parkway, Suite 1200
Norcross, Georgia 30092
Tel: 404-441-2730 TWX: 810-766-4952

Illinois

Itasca Office
500 Park Blvd., Suite 575
Itasca, Illinois 60143
Tel: 312-773-3300

Iowa

Cedar Rapids Office
373 Collin Road N.E., Suite 200
Cedar Rapids, Iowa 52402
Tel: 319-395-0090

Indiana

Indianapolis Office
7202 N. Shadeland, Room 205
Castle Point
Indianapolis, Indiana 46250
Tel: 317-849-5412 TWX: 810-260-1793

Kansas

Kansas City Office
8600 West 110th Street, Suite 209
Overland Park, Kansas 66210
Tel: 913-649-3974

Maryland

Columbia Office
1000 Century Plaza, Suite 225
Columbia, Maryland 21044
Tel: 301-730-1510 TWX: 710-826-9654

Massachusetts

Framingham Office
5 Speen Street
Framingham, Massachusetts 01701
Tel: 617-872-4900 TWX: 710-380-0599

Michigan

Detroit Office*
21999 Farmington Road
Farmington Hills, Michigan 48024
Tel: 313-478-7400 TWX: 810-242-2973

Minnesota

Minneapolis Office*
4570 West 77th Street, Room 356
Minneapolis, Minnesota 55435
Tel: 612-835-3322 TWX: 910-576-2944

New Jersey

New Jersey Office
Vreeland Plaza
41 Vreeland Avenue
Totowa, New Jersey 07511
Tel: 201-256-9006

New Mexico

Albuquerque Office
North Building
2900 Louisiana N.E. South G2
Albuquerque, New Mexico 87110
Tel: 505-884-5601 TWX: 910-379-6435

New York

Fairport Office
815 Ayrault Road
Fairport, New York 14450
Tel: 716-223-7700

Hauppauge Office
300 Wheeler Road
Hauppauge, New York 11788
Tel: 516-348-7777

Poughkeepsie Office
19 Davis Avenue
Poughkeepsie, New York 12603
Tel: 914-473-5730 TWX: 510-248-0030

North Carolina

Raleigh Office
1100 Navaho Drive, Suite 112
Raleigh, North Carolina 27609
Tel: 919-876-9643

Ohio

Cleveland Office
6133 Rockside Road, Suite 407
Cleveland, Ohio 44131
Tel: 216-447-9700

Dayton Office

5045 North Main Street, Suite 105
Dayton, Ohio 45414
Tel: 513-278-8278

Oklahoma

Tulsa Office
9810 East 42nd Street, Suite 127
Tulsa, Oklahoma 74145
Tel: 918-627-1591

Oregon

Portland Office
8196 S.W. Hall Blvd., Suite 328
Beaverton, Oregon 97005
Tel: 503-641-7871 TWX: 910-467-7842

Pennsylvania

Philadelphia Office*
2500 Office Center
2500 Maryland Road
Willow Grove, Pennsylvania 19099
Tel: 215-657-2711

Tennessee

Knoxville Office
Executive Square II
9051 Executive Park Drive, Suite 502
Knoxville, Tennessee 37923
Tel: 615-691-4011

Texas

Austin Office
8240 Mopac Expressway, Suite 270
Austin, Texas 78759
Tel: 512-346-3990

Dallas Office

1702 North Collins Street, Suite 101
Richardson, Texas 75081
Tel: 214-234-3391

Houston Office

9896 Bissonnet-2., Suite 595
Houston, Texas 77036
Tel: 713-771-3547 TWX: 910-881-8278

Canada

Toronto Regional Office
2375 Steeles Avenue West, Suite 203
Downsview, Ontario M3J 3A8, Canada
Tel: 416-665-5903 TWX: 610-491-1283

6

*Field Application Engineer



F100K DC Family Specification

DC Characteristics: $V_{EE} = -4.5\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C}$ to $+85^\circ\text{C}$, Note 3

Symbol	Characteristic	Min	Typ	Max	Unit	Conditions ⁴
V_{OH}	Output HIGH Voltage	-1025	-955	-880	mV	Loading with 50 Ω to -2.0 V
V_{OL}	Output LOW Voltage	-1810	-1705	-1620	mV	
V_{OHC}	Output HIGH Voltage	-1035			mV	
V_{OLC}	Output LOW Voltage			-1610	mV	
V_{IH}	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs
V_{IL}	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs
I_{IL}	Input LOW Current	0.50			μA	$V_{IN} = V_{IL(\text{min})}$

DC Characteristics: $V_{EE} = -4.2\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C}$ to $+85^\circ\text{C}$, Note 3

Symbol	Characteristic	Min	Typ	Max	Unit	Conditions ⁴
V_{OH}	Output HIGH Voltage	-1020		-870	mV	Loading with 50 Ω to -2.0 V
V_{OL}	Output LOW Voltage	-1810		-1605	mV	
V_{OHC}	Output HIGH Voltage	-1030			mV	
V_{OLC}	Output LOW Voltage			-1595	mV	
V_{IH}	Input HIGH Voltage	-1150		-880	mV	Guaranteed HIGH Signal for All Inputs
V_{IL}	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All Inputs
I_{IL}	Input LOW Current	0.50			μA	$V_{IN} = V_{IL(\text{min})}$

DC Characteristics: $V_{EE} = -4.8\text{ V}$, $V_{CC} = V_{CCA} = \text{GND}$, $T_C = 0^\circ\text{C}$ to $+85^\circ\text{C}$, Note 3

Symbol	Characteristic	Min	Typ	Max	Unit	Conditions ⁴
V_{OH}	Output HIGH Voltage	-1035		-880	mV	Loading with 50 Ω to -2.0 V
V_{OL}	Output LOW Voltage	-1830		-1620	mV	
V_{OHC}	Output HIGH Voltage	-1045			mV	
V_{OLC}	Output LOW Voltage			-1610	mV	
V_{IH}	Input HIGH Voltage	-1165		-880	mV	Guaranteed HIGH Signal for All Inputs
V_{IL}	Input LOW Voltage	-1810		-1490	mV	Guaranteed LOW Signal for All Inputs
I_{IL}	Input LOW Current	0.50			μA	$V_{IN} = V_{IL(\text{min})}$

1. Unless specified otherwise on individual data sheet.

2. Parametric values specified at -4.2 V to -4.8 V.

3. The specified limits represent the "worst case" value for the parameter. Since these "worst case" values normally occur at the temperature extremes, additional noise immunity and guard banding can be achieved by decreasing the allowable system operating ranges.

4. Conditions for testing shown in the tables are chosen to guarantee operation under "worst case" conditions.

FAIRCHILD

A Schlumberger Company

Fairchild reserves the right to make changes in the circuitry or specifications in this book at any time without notice. Manufactured under one of the following U.S. Patents: 2981877, 3015048, 3064167, 3108359, 3117260, other patents pending. Fairchild cannot assume responsibility for use of any circuitry described other than circuitry entirely embodied in a Fairchild product. No other circuit patent licenses are implied.